# 5-Channel Capacitive In-Ear Detection and Touch Key Controller

# **FEATURES**

awinic

- 5-channel capacitive sensing
  - Self-capacitive sensing technology
  - Capacitance resolution down to 1fF
  - Maximum offset capacitance up to 150pF
  - Auto-Offset-Tuning (AOT)
  - > Each Channel configurable independently
- 400kHz I<sup>2</sup>C interface
  - Default address: 0x12
  - > Address configurable via pin CS2
- External interrupt pin INTN, open-drain output
  - Support multi-level distance interrupt
- In-ear detection channels: up to 2 pairs
- Touch key channels: 1~5
  - Low power consumption
    - Active mode: 32µA
    - Doze mode: 8.7µA
    - Sleep mode: 7.5µA
    - Deep Sleep mode: 3.3µA
- 1.7V~3.6V power supply
- Operation temperature range: -40°C~85°C
- DFN 2.1mm×1.8mm×0.55mm -10L package

## **APPLICATIONS**

Mobile phones Wearable devices, TWS Tablets, Notebooks

## **GENERAL DESCRIPTION**

AW93105DNR is 5-channel low-power capacitive controller mainly used for in-ear detection and touch key detection in TWS headset. Each channel can be independently configured as sensor input, shield output.

Advanced self-capacitance technology is adopted, which supports parasitic capacitance compensation for each channel up to 150pF. The device has a high resolution ADC, the minimal capacitance that can be detected is as low as 1fF.

A high performance 32bit MCU is integrated by executing the firmware-program in the ROM, it implements all AFE sampling controlling and complicated data processing algorithms including signal filtering, RF noise suppression, baseline calculation, touch status decision, in-ear detection , etc.

With the proprietary sensing algorithm of AWINIC, the device is able to accurately identify the operations such as putting on and taking off the TWS headset, single tap, double tap, slide and so on.

# **TYPICAL APPLICATION CIRCUIT**




Figure 1 AW93105DNR Typical Application Circuit (in-ear and touch)






Figure 2 AW93105DNR Typical Application Circuit (in-ear and slide)

# **PIN CONFIGURATION AND TOP MARK**






5CTR - AW93105DNR XXXX - Production Tracing Code

## **PIN DEFINITION**

No.	NAME	DESCRIPTION
1	SCL	I <sup>2</sup> C clock, requir <mark>e</mark> s pull-up resistor
2	SDA	I <sup>2</sup> C data, requires pull-up resistor
3	CS2	Capacitive Sensor input/shield or I <sup>2</sup> C address select Input (Floating: 0x12, GND: 0x13, VCC: 0x14)
4	VCC	Power supply (1.7V~3.6V), requires decoupling capacitor
5	GND	Ground
6	CS1	Capacitive sensor input/shield
7	CS0	Capacitive sensor input/shield
8	CS3	Capacitive sensor input/shield
9	CS4	Capacitive sensor input/shield
10	INTN	Interrupt output, open drain, requires pull-up resistor

FUNCTIONAL BLOCK DIAGRAM



Notes: AFE means Analog Front-End.

Figure 3 Functional Block Diagram

## **ORDERING INFORMATION**

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW93105DNR	-40°C~85°C	DFN 2.1mm×1.8mm×0.55mm- 10L	5CTR	MSL1	ROHS+HF	3000 units/ Tape and Reel

## ABSOLUTE MAXIMUM RATINGS(NOTE1)

PARAM	PARAMETERS								
Supply voltage	ge range V <sub>CC</sub>	-0.5V to 3.6V							
Input voltage range	CSx, SCL, SDA, INTN	-0.5V to 3.6V							
Output voltage range	CSx, SCL, SDA, INTN	-0.5V to 3.6V							
Junction-to-ambient t	hermal resistance θ <sub>JA</sub>	128.6°C/W							
Operating free-air	temperature range	-40°C to 85°C							
Maximum operating jun	ction temperature T <sub>JMAX</sub>	150°C							
Storage temp	erature T <sub>STG</sub>	-65°C to 150°C							
Lead temperature (se	oldering 10 seconds)	260°C							
	ESD (Including HBM CDM) <sup>(N</sup>	IOTE 2)							
	Pins CSx (x=0,1,2,3,4)	±8kV							
HBM	Other pins 💊	±6kV							
CE	DM M	±1.5kV							
	Latch-Up								
Test condition: acc	ording to JESD78E	+IT: 350mA							
	ording to JESD78E	-IT: -350mA							

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The HBM test method: MIL-STD-883J, the CDM test method: ANSI/ESDA/JEDEC JS-002-2018.

## **RECOMMENDED OPERATING CONDITIONS**

PARAMETERS	SYMBOL	MIN	MAX	UNIT
Supply voltage	V <sub>DD</sub>	1.7	3.6	V
Pull-up voltage	V <sub>IO</sub>	1.6	3.6	V
Ambient temperature	T <sub>A</sub>	-40	85	°C

# **ELECTRICAL CHARACTERISTICS**


Note: Typical values are given for  $T_A = +25^{\circ}$ C, VCC= 2.8V unless otherwise specified.

PAF	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
CHIP CURREN	NTS	L				
ISLEEP	Sleep Mode Current	LDO on, OSC on I <sup>2</sup> C listening		7.5	10	μA
Idoze	Doze Mode Current	SCANPERIOD = 400ms FREQ = 100kHz CDCRES = 6 CHEN = b000001 Digital filter features OFF I <sup>2</sup> C listening. No load	)×.	8.7	16	μA
IACTIVE	Active Mode Current	SCANPERIOD = 30ms FREQ = 100kHz CDCRES = 6 CHEN = b000001 Digital filter features OFF I <sup>2</sup> C listening. No load	2	32	45	μA
CAPACITANC	E SENSING					
CRANGE	Measurement Range		±0.55	±2.2	±9.9	pF
Nвіт	Measurement			16		bits
CRES	Resolution	CRANGE = 0001		1		fF
Fosc	Nominal OSC Frequency			4		MHz
F <sub>Trim</sub>	OSC Trim Accuracy	Around Nominal Value $T_A = 25^{\circ}C$ , VCC = 2.8V	-4		4	%
F <sub>Temp</sub>	OSC Temp. Dependency	Around Nominal Value $T_A = 25^{\circ}C$ , VCC = 2.8V		±1		%
Fvcc	OSC VCC Dependency	Around Nominal Value $T_A = 25^{\circ}C$ , VCC = 2.8V		±0.6		%
Fs	Nominal Sampling Frequencies	Programmable with FREQ			250	kHz
Cdcext	External DC Cap. to GND per Measurement Channel	One CSx as measured input			150	pF
R <sub>FILTIN</sub>	Input driving Res		0		30	kΩ
RINT	Compensation Res		125		1k	Ω
TEMPERATUR	RE SENSING					
TINRANGE	Input Range	Ambient Temperature (T <sub>A</sub> )	-40		85	°C
TOUTRANGE	Output Range		0		32767	LSB
I <sup>2</sup> C INTERFAC	E					
I <sub>OL</sub> (SDA, INTN)	Output low current	V <sub>OL</sub> ≤ 0.4V	8			mA
VIH	Input high level	SCL, SDA	1.35		3.6	V
VIL	Input low level	SCL, SDA	-0.5		0.45	V



# I<sup>2</sup>C INTERFACE TIMING

	PARAMETER	MIN	ТҮР	МАХ	UNIT
Fscl	Interface Clock frequency			400	kHz
Thd:sta	(Repeat-start) Start condition hold time	0.6			μs
TLOW	Low level width of SCL	1.3			μs
Тнідн	High level width of SCL	0.6			μs
T <sub>SU:STA</sub>	(Repeat-start) Start condition setup time	0.6			μs
Thd:dat	Data hold time	0			μs
T <sub>SU:DAT</sub>	Data setup time	0.1			μs
T <sub>R</sub>	Rising time of SDA and SCL			0.3	μS
TF	Falling time of SDA and SCL			0.3	μS
T <sub>SU:STO</sub>	Stop condition setup time	0.6			μs
TBUF	Time between start and stop condition	1.3			μs
Tsp	Input glitch suppression			50	ns





# **DETAILED FUNCTIONAL DESCRIPTION**

### OVERVIEW

AW93105DNR is a capacitive in-ear detection and touch key controller with built-in a low power MCU mainly used for in-ear detection and touch key detection in TWS headset. It is comprised of high-performance self-capacitance detecting Analog-Front-End (AFE), imbedded 32bit MCU, ROM, RAM, OSC and I<sup>2</sup>C interface, etc. The AFE drive the sensor and shield electrode, and convert the capacitance of sensor to digital data. The MCU executes the algorithm program stored in the ROM, and perform complicated data process such as signal filtering, baseline calculation, automatic compensation for environmental drift, radio frequency(RF) noise suppression, proximity decision, etc. It is able to accurately identify the operations such as putting on and taking off the TWS headset, single tap, double tap and slide.

### CAPACITIVE SENSOR INTRODUCTION

Self-capacitance sensing technology detects the capacitance change of a touch or proximity sensor caused by a target object approaching the sensor. The target object could be a human finger, face, or any conductive object. The figure below shows the basic structure and equivalent model of a capacitance sensor. The top layer is the overlay, and the middle green area below is a copper sensor pad. The sensor is usually surrounded by ground, resulting in a parasitic capacitance (C<sub>PARA</sub>).





Figure 5 Capacitive sensor structure

When a voltage is forced on a sensor, an electric field is created around the sensor. As the target object approaches the electrode, some of the electric field lines couples to the target object and add a small amount of finger capacitance (CPROX) to the existing CPARA. This feature can be used to detect proximity, in-ear or touch key action.


### CAPACITIVE SENSING TECHNIQUES

The proximity sensing system consists of three parts, capacitive sensor, AFE and DSP. The sensor capacitance will change when the target object is approaching or moving away. AFE drives the capacitive sensors and shield electrodes, and converts the sensor capacitance to digital data. DSP deals with the data from AFE, and transmits the sensor capacitance value (Diff) and proximity status (Status) to the host.





AFE DESCRIPTION



#### Figure 7 AFE Block Diagram

- ※ MUX selects CSx as capacitance measurement input or shield output.
- If CSx is used as shield electrode, it is excited by shield driver. The driven shield signal is a replica of the sensor signal. Shield electrode around can protect the sensor from noisy environment, and reduce the parasitical capacitance.
- \* Cap-to-Voltage module integrates a charge amplifier, with a charge-transfer method it converts the capacitance of senor into voltage signal, as the input of ADC.
- \* Offset Compensation module is used to eliminate parasitic capacitance(CPARA) and ensure that the compensated capacitance is within the measurable range of C/V convertor.
- \* Temp Sensor measures the internal temperature of the chip, and its output is converted by ADC into a digital data. The data can be used to correct the result of capacitance measurement.
- \* ADC converts voltage signals obtained by Cap-to-Voltage or Temp Sensor into AdcData.

www.awinic.com

DSP DESCRIPTION

awini





Figure 8 Digital signal processing diagram

- \* DSP processes the AdcData from the AFE, and finally outputs a series of reliable proximity status.
- \* Data Filter effectively filters the high-frequency noise and interference, which greatly improves the signal-to-noise ratio.
- \* The adaptive temperature compensation module can automatically compensate for environmental drift in real time, especially temperature drift. Thereby it can be ensured that the final proximity status will not be misjudged due to temperature drift.
- \* The role of the baseline is to further track the slow changes caused by the residual temperature compensation or other slow environmental drift.
- Finally, the Status Decision module output a certain and reliable proximity status based on the Diff data and the proximity threshold etc.

## SCAN PERIOD



#### Figure 9 Active mode and Doze mode scan period

Each period is divided into 3 segments. Firstly the AFE scan the sensor channels to get the AdcData. And then AFE is off and DSP starts processing the AdcData. After all data processing are completed, the chip enters idle state both AFE and MCU don't work for low-power consumption.

The figure above also shows the scanning period of active mode and doze mode. The scan period of active

mode can be configured by register SCANCTRL1 (Address: 0x0004) and AFECFG3\_CHx (x=1,...,5). The doze period can be configured independently for each channel by register AFECFG4\_CHx (x=1,...,5). Generally, doze mode consumes much lower power than active mode.

### CLOCK

The chip uses a built-in 4MHz OSC clock.

### RESET

#### POWER ON RESET (POR)

Reset operation is triggered during power up. When nRST released, the initialization process starts to perform and it will last for about 20ms. After initialization being completed, pin INTN will be pull down to low, then I<sup>2</sup>C interface can communicate normally.





Figure 10 Power On Timing

#### BROWN OUT RESET (BOR)


Reset operation is triggered when VCC drop below the threshold of BOR. After the reset operation, all the registers will be reset to the default value. The chip returns to normal operation mode until the power supply rises to a normal value.





#### SOFT RESET

Write "0" to register RESET (Address: 0xFF0C) to reset the whole chip. After the reset, all the registers will be reset to the default value.





#### INITIALIZATION

After power on, OSC works normally, and MCU starts to execute the initialization program. It performs the following operations.

- Read information from NVM
- Set I<sup>2</sup>C device address according to the status of pin CS2
- Issue an interrupt after initialization and then enters into sleep mode.

### **OPERATION MODE**

There are three operation modes in the chip: Sleep, Active and Doze.

#### SLEEP

The device is in a low power state. OSC is on, AFE is off, and MCU is sleeping, waiting for interrupt to wake up.

#### ACTIVE


The device works at full speed. All modules including AFE, MCU, OSC, etc., are running normally. When no touch or proximity has been detected for some time, it will automatically switch to Doze mode. In this mode the external HOST can send SLEEP command to switch the device to sleep mode.

#### DOZE

The scan period is long, MCU and AFE work intermittently. During the large part of period, most modules are in idle state. So the average power consumption is lower.

Once a proximity is detected in doze mode, it will automatically return to active mode. The external HOST can also send SLEEP command to switch the device to sleep mode.





#### INTERRUPT

The chip reports the interrupt signal to the host through the pin INTN. Register IRQSRC (Address: 0xF080) stores interrupt information, including scan interruption, calibration completion interruption, human body approach interruption, etc. Register IRQSRC is cleared after reading. Each specified interrupt triggered or not can be configured by register IRQEN (Address: 0xF084).

### I<sup>2</sup>C INTERFACE

AW93105DNR supports the I<sup>2</sup>C serial bus and data transmission protocol in fast mode at 400kHz. It operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of  $1k\sim10k\Omega$  and the typical value is  $4.7k\Omega$ . AW93105DNR can support different high level of the I<sup>2</sup>C interface. Additionally, the I<sup>2</sup>C device supports continuous read and write operations. The register address is 16 bits, the register data is 32 bits, and the data transmission is in bigendian mode.

AW93105DNR

June. 2020 V1.1

#### **DEVICE ADDRESS**

	U
CS2 Connection	Device Address
Floating	0x12
GND	0x13
VCC	0x14

#### I<sup>2</sup>C device address configuration

The I<sup>2</sup>C device address (7-bit, followed by the R/W bit (Read=1/Write=0)) of AW93105DNR depends on the pin CS2 status. The default value of I<sup>2</sup>C device address is 0x12, connecting pin CS2 to GND or VCC will change the device address as showed in table above. Note that when pin CS2 is connected to GND or VCC, it can't be used as sensor pad.

#### *PC START/STOP*

I<sup>2</sup>C start: SDA changes from high level to low level when SCL is high level.

I<sup>2</sup>C stop: SDA changes from low level to high level when SCL is high level.





Figure 14 I<sup>2</sup>C Start/Stop Condition Timing

#### DATA VALIDATION

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.






#### ACK (ACKNOWLEDGEMENT)

awini

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends an 8-bit data, SDA must be released; SDA is pulled down to GND by slave device when slave acknowledges.

When master reads, slave device sends 8-bit data, releases the SDA and waits for ACK from master. If ACK is sent and I<sup>2</sup>C stop is not sent by master, slave device sends the next data. If ACK is not sent by master, slave device stops to send data and waits for I<sup>2</sup>C stop.



#### WRITE CYCLE

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a start condition, a number of byte transfers (set by the software) and a stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

I<sup>2</sup>C Register address is 16-bit and register data is 32-bit. Note that I<sup>2</sup>C also support 8-bit data transfer. Writing process of I<sup>2</sup>C is showed as below picture.

Writ	e																			
S	SA[	5:0]	0 A	RA	[15:8]	А	RA[7:0]	A	WD0[31:24]	A	WD0[23:16]	A V	VD0[15:8]	А	WD0[7:0]	A	WD1[31:24]		WDn[7:0]	A P
												S	Start			A	Acknowledg	je		
	F	rom	master									Sr	Repeat	Sta	rt	Ν	Not Acknow	ledge		
												Ρ	Stop							
		-	slave									SA	7bit Sla	ve	address	RA	6bit Registe	r addr	ress	
		rom	SIdve									WD	n 32bit W	rite	Data	RDn	32bit Read	Data		





#### **READ CYCLE**

I<sup>2</sup>C supports read operation data format with repeated start conditions, so there are two formats of I<sup>2</sup>C read operations. Read process of  $I^2C$  is showed as below picture.

Read Format 1																				
S SA[6:0] 0 A	RA[15:8]	А	RA[7:0]	А	Sr	SA[6:0]	1	A	RD0[31:24] A	4	RD0[23:16]	А	RD0[15:8	] A	RD0[7:0]	А	RD1[31:24]	]	RDn[7:0]	N P
Read Format 2																				
S SA[6:0] 0 A	RA[15:8]	A	RA[7:0]	A	P S	SA[6:0]	1	A I	RD0[31:24] A	1	RD0[23:16]	A	RD0[15:8	A	RD0[7:0]	A	RD1[31:24]		RDn[7:0]	N P
									S	ţ	Start		А	Ackno	wledge					
From maste	r								Sr	l	Repeat Start		Ν	Not A	cknowledge					
									Р	;	Stop									
From slave									SA	7	7bit Slave add	dres	ss RA	16bit F	Register add	Iress	S			
									WDn	3	32bit Write Da	ata	RDn	32bit	Read Data					



www.awinic.com

**APPLICATION INFORMATION** 




Figure 19 AW93105DNR Typical Application Circuit (in-ear and touch)




Figure 20 AW93105DNR Typical Application Circuit (in-ear and slide)

### **Capacitors Selection**

awinic

The recommended value of the capacitance C1 is  $1\mu$ F and C2 is  $0.1\mu$ F.

### **Resistor Selection**

The recommended values of the resistor R1~R3 , which were applied in pins SCL,SDA and INTN, are  $4.7k\Omega$ . The recommended values of the resistor R4~R8 , which were applied in pins CS0~CS4, are  $0\Omega$ .

## RECOMMENDED COMPONENTS LIST



Component	Name	DESCRIPTION	ТҮР	UNIT
6	C1	-	1	μF
C	C2	-	0.1	μF
R	R1,R2,R3	5% resolution	4.7	kΩ
<u>к</u>	R4,R5,R6,R7,R8	5% resolution	0	Ω


## **PCB LAYOUT CONSIDERATION**

AW93105DNR is a 5-channel capacitive in-ear detection and touch key controller, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:


- 1. All peripheral components should be placed as close to the chip as possible. C1 and C2 should be close to VCC. Avoid connecting peripheral devices and chip pins with two different layers of copper, use the same layer of copper instead.
- 2. Place the chip close to capacitive sensor and make trace as short as possible.
- 3. Make sure the sensor and traces be away from mic and earphone line, because capacitive sensor will disturb audio line.
- 4. Place reference channel along with sensor channel to get better performance.
- 5. Use low noise power supply for SAR sensor.

www.awinic.com

# TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### DIMENSIONS AND PIN1 ORIENTATION

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
178	8.4	2	2.3	0.75	2	4	4	8	Q1

All dimensions are nominal




# **PACKAGE DESCRIPTION**



Unit : mm

# LAND PATTERN DATA



Unit : mm



### **Revision History**

Version	Date	Change Record.
V1.0	June.2020	Officially released.
V1.1	June.2021	Optimized application block diagram.

# **るいうに 上海交为电子技术股份有限公司** shanghai awinic technology co., ltd.

## DISCLAIMER

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.