

ISL31470E, ISL31472E, ISL31475E, ISL31478E

Fault Protected, Extended Common-Mode Range, RS-485/RS-422 Transceivers

FN7639  
Rev.2.01  
Mar 24, 2022

The [ISL31470E](#), [ISL31472E](#), [ISL31475E](#), and [ISL31478E](#) are fault protected, extended common-mode range differential transceivers that exceed the RS-485 and RS-422 standards for balanced communication. The RS-485 bus pins (driver outputs and receiver inputs) are protected against overvoltages up to  $\pm 60V$ . Additionally, these transceivers operate in environments with common-mode voltages up to  $\pm 15V$  (exceeds the RS-485 requirement), making this RS-485 family one of the more robust on the market.

Transmitters deliver an exceptional 2.5V (typical) differential output voltage into the RS-485 specified  $54\Omega$  load. This yields better noise immunity than standard RS-485 ICs, or allows up to six  $120\Omega$  terminations in star topologies.

The receiver (Rx) inputs feature a Full Fail-Safe design that ensures a logic high Rx output if the Rx inputs are floating, shorted, or on a terminated but undriven (idle) bus. The Rx outputs feature high drive levels - typically 15mA at  $V_{OL} = 1V$  (to ease the design of opto-coupled isolated interfaces).

Half duplex (Rx inputs and Tx outputs multiplexed together) and full duplex pinouts are available. See [Table 1 on page 3](#) for key features and configurations by device number.

For an RS-485 family with a  $\pm 25V$  extended common-mode range, see the [ISL31490E](#) datasheet.

Features

- Fault protected RS-485 bus pins . . . . . up to  $\pm 60V$
- Extended common-mode range. . . . .  $\pm 15V$  larger than required for RS-485
- 1/4 unit load for up to 128 devices on the bus
- High transient overvoltage tolerance . . . . .  $\pm 80V$
- Full fail-safe (open, short, terminated) RS-485 receivers
- High Rx  $I_{OL}$  for opto-couplers in isolated designs
- Hot plug circuitry - Tx and Rx outputs remain three-state during power-up/power-down
- Choice of RS-485 data rates . . . . . 250kbps to 15Mbps
- Low quiescent supply current. . . . . 2.3mA
- Ultra low shutdown supply current. . . . . 10 $\mu A$
- Pb-free (RoHS compliant)

Applications

- Utility meters/automated meter reading systems
- High node count systems
- PROFIBUS™ and field bus networks, and factory automation
- Security camera networks
- Building lighting and environmental control systems
- Industrial/process control networks




FIGURE 1. EXCEPTIONAL Rx OPERATES AT >15Mbps EVEN WITH  $\pm 15V$  COMMON MODE VOLTAGE




FIGURE 2. TRANSCEIVERS DELIVER SUPERIOR COMMON-MODE RANGE vs STANDARD RS-485 DEVICES

## Typical Operating Circuits




FIGURE 3. ISL31472E, ISL31475E, ISL31478E




FIGURE 4. ISL31470E

## Ordering Information

PART NUMBER (Notes 3, 4)	PART MARKING	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP. RANGE
ISL31470EIBZ	ISL31470 EIBZ	14 Ld SOIC	M14.15	Tube	-40 to +85 °C
ISL31470EIBZ-T				Reel, 2.5k	
ISL31470EIBZ-T7A				Reel, 250	
ISL31472EIBZ	31472 EIBZ	8 Ld SOIC	M8.15	Tube	
ISL31472EIBZ-T				Reel, 2.5k	
ISL31472EIBZ-T7A				Reel, 250	
ISL31472EIPZ (Note 2) (No longer available, recommended replacement: ISL32472EIBZ)	31472 EIPZ	8 Ld PDIP	E8.3	Tube	
ISL31475EIBZ	31475 EIBZ	8 Ld SOIC	M8.15	Tube	
ISL31475EIBZ-T				Reel, 2.5k	
ISL31475EIBZ-T7A				Reel, 250	
ISL31478EIBZ	31478 EIBZ	8 Ld SOIC	M8.15	Tube	
ISL31478EIBZ-T				Reel, 2.5k	
ISL31478EIBZ-T7A				Reel, 250	

### NOTES:


- See [TB347](#) for details about reel specifications.
- Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
- These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), see the [ISL31470E](#), [ISL31472E](#), [ISL31475E](#), and [ISL31478E](#) device pages. For more information about MSL, see [TB363](#).

TABLE 1. SUMMARY OF FEATURES


PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED?	EN PINS?	HOT PLUG?	QUIESCENT I <sub>CC</sub> (mA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL31470E	Full	0.25	Yes	Yes	Yes	2.3	Yes	14
ISL31472E	Half	0.25	Yes	Yes	Yes	2.3	Yes	8
ISL31475E	Half	1	Yes	Yes	Yes	2.3	Yes	8
ISL31478E	Half	15	No	Yes	Yes	2.3	Yes	8

## Pin Configurations

ISL31472E, ISL31475E, ISL31478E  
(8 LD SOIC, 8 LD PDIP)  
TOP VIEW



ISL31470E  
(14 LD SOIC)  
TOP VIEW



## Pin Descriptions

PIN NAME	8 LD PIN #	14 LD PIN #	FUNCTION
RO	1	2	Receiver output: If $A-B \geq -10\text{mV}$ , RO is high; If $A-B \leq -200\text{mV}$ , RO is low; RO = High if A and B are unconnected (floating), shorted together, or connected to an undriven, terminated bus.
$\overline{\text{RE}}$	2	3	Receiver output enable. RO is enabled when $\overline{\text{RE}}$ is low; RO is high impedance when $\overline{\text{RE}}$ is high. Internally pulled low.
DE	3	4	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low. Internally pulled high.
DI	4	5	Driver input. A low on DI forces output Y low and output Z high. A high on DI forces output Y high and output Z low.
GND	5	6, 7	Ground connection.
A/Y	6	-	$\pm 60\text{V}$ fault protected, RS-485/RS-422 level, non-inverting receiver input and non-inverting driver output. Pin is an input if $\text{DE} = 0$ ; pin is an output if $\text{DE} = 1$ .
B/Z	7	-	$\pm 60\text{V}$ fault protected, RS-485/RS-422 level, inverting receiver input and inverting driver output. Pin is an input if $\text{DE} = 0$ ; pin is an output if $\text{DE} = 1$ .
A	-	12	$\pm 60\text{V}$ fault protected, RS-485/RS-422 level, non-inverting receiver input.
B	-	11	$\pm 60\text{V}$ fault protected, RS-485/RS-422 level, inverting receiver input.
Y	-	9	$\pm 60\text{V}$ fault protected, RS-485/RS-422 level, non-inverting driver output.
Z	-	10	$\pm 60\text{V}$ fault protected, RS-485/RS-422 level, inverting driver output.
VCC	8	13, 14	System power supply input (4.5V to 5.5V).
NC	-	1, 8	No Internal Connection.

## Truth Tables

TRANSMITTING				
INPUTS			OUTPUTS	
$\overline{\text{RE}}$	DE	DI	Z	Y
X	1	1	0	1
X	1	0	1	0
0	0	X	High-Z	High-Z
1	0	X	High-Z*	High-Z*

NOTE: \*Low Power Shutdown Mode (see [Note 13](#) on [page 9](#))

RECEIVING				
INPUTS				OUTPUT
$\overline{\text{RE}}$	DE Half Duplex	DE Full Duplex	A-B	RO
0	0	X	$\geq -0.01\text{V}$	1
0	0	X	$\leq -0.2\text{V}$	0
0	0	X	Inputs Open/Shorted	1
1	0	0	X	High-Z*
1	1	1	X	High-Z

NOTE: \*Low Power Shutdown Mode (see [Note 13](#) on [page 9](#))

## Absolute Maximum Ratings

V <sub>CC</sub> to Ground	7V
Input Voltages	
DI, DE, $\overline{RE}$	-0.3V to (V <sub>CC</sub> + 0.3V)
Input/Output Voltages	
A/Y, B/Z, A, B, Y, Z	±60V
A/Y, B/Z, A, B, Y, Z	
(Transient Pulse Through 100Ω, <a href="#">Note 17</a> )	±80V
RO	-0.3V to (V <sub>CC</sub> + 0.3V)
Short-Circuit Duration	
Y, Z	Indefinite
ESD Rating	see <a href="#">"ESD PERFORMANCE" on page 6</a>
Latch-Up (per JESD78, Level 2, Class A)	+125°C

## Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
8 Ld PDIP* Package ( <a href="#">Notes 5, 7</a> )	105	60
8 Ld SOIC Package ( <a href="#">Notes 6, 7</a> )	116	47
14 Ld SOIC Package ( <a href="#">Notes 6, 7</a> )	88	39
Maximum Junction Temperature (Plastic Package)	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-free Reflow Profile	see <a href="#">TB493</a>	
*Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.		

## Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	5V
Temperature Range	-40°C to +85°C
Bus Pin Common-Mode Voltage Range	-15V to +15V

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

### NOTES:

- $\theta_{JA}$  is measured with the component mounted on a low-effective thermal conductivity test board in free air.
- $\theta_{JA}$  is measured with the component mounted on a high-effective thermal conductivity test board in free air. See [TB379](#) for details.
- For  $\theta_{JC}$ , the "case temp" location is taken at the package top center.

**Electrical Specifications** Test conditions: V<sub>CC</sub> = 4.5V to 5.5V; unless otherwise specified. Typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C ([Note 8](#)). **Boldface limits apply across the operating temperature range, -40°C to +85°C.**

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP P (°C)	MIN ( <a href="#">Note 16</a> )	TYP	MAX ( <a href="#">Note 16</a> )	UNIT
<b>DC CHARACTERISTICS</b>							
Driver Differential V <sub>OUT</sub> (No load)	V <sub>OD1</sub>		Full	-	-	V <sub>CC</sub>	V
Driver Differential V <sub>OUT</sub> (Loaded, <a href="#">Figure 5A</a> )	V <sub>OD2</sub>	R <sub>L</sub> = 100Ω (RS-422)	Full	<b>2.4</b>	3.2	-	V
		R <sub>L</sub> = 54Ω (RS-485)	Full	<b>1.5</b>	2.5	V <sub>CC</sub>	V
		R <sub>L</sub> = 54Ω (PROFIBUS, V <sub>CC</sub> ≥ 5V)	Full	<b>2.0</b>	2.5	-	
		R <sub>L</sub> = 21Ω (Six 120Ω terminations for star configurations, V <sub>CC</sub> ≥ 4.75V)	Full	<b>0.8</b>	1.3	-	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	R <sub>L</sub> = 54Ω or 100Ω ( <a href="#">Figure 5A</a> )	Full	-	-	<b>0.2</b>	V
Driver Differential V <sub>OUT</sub> with Common-Mode Load ( <a href="#">Figure 5B</a> )	V <sub>OD3</sub>	R <sub>L</sub> = 60Ω, -7V ≤ V <sub>CM</sub> ≤ 12V	Full	<b>1.5</b>	2.1	V <sub>CC</sub>	V
		R <sub>L</sub> = 60Ω, -15V ≤ V <sub>CM</sub> ≤ 15V (V <sub>CC</sub> ≥ 4.75V)	Full	<b>1.7</b>	2.3	-	v
Driver Common-Mode V <sub>OUT</sub> ( <a href="#">Figure 5A</a> )	V <sub>OC</sub>	R <sub>L</sub> = 54Ω or 100Ω	Full	<b>-1</b>	-	<b>3</b>	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	R <sub>L</sub> = 54Ω or 100Ω ( <a href="#">Figure 5A</a> )	Full	-	-	<b>0.2</b>	V
Driver Short-Circuit Current	I <sub>OSD</sub>	DE = V <sub>CC</sub> , -15V ≤ V <sub>O</sub> ≤ 15V ( <a href="#">Note 10</a> )	Full	<b>-250</b>	-	<b>250</b>	mA
	I <sub>OSD1</sub>	At first fold-back, 22V ≤ V <sub>O</sub> ≤ -22V	Full	<b>-83</b>	-	<b>83</b>	mA
	I <sub>OSD2</sub>	At second fold-back, 35V ≤ V <sub>O</sub> ≤ -35V	Full	<b>-13</b>	-	<b>13</b>	mA
Logic Input High Voltage	V <sub>IH</sub>	DE, DI, $\overline{RE}$	Full	<b>2.5</b>	-	-	V
Logic Input Low Voltage	V <sub>IL</sub>	DE, DI, $\overline{RE}$	Full	-	-	<b>0.8</b>	V

**Electrical Specifications** Test conditions:  $V_{CC} = 4.5V$  to  $5.5V$ ; unless otherwise specified. Typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^\circ C$  (Note 8).  
**Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+85^\circ C$ . (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 16)	TYP	MAX (Note 16)	UNIT	
Logic Input Current	$I_{IN1}$	DI	Full	<b>-1</b>	-	<b>1</b>	$\mu A$	
		DE, $\overline{RE}$	Full	<b>-15</b>	6	<b>15</b>	$\mu A$	
Input/Output Current (A/Y, B/Z)	$I_{IN2}$	DE = 0V, $V_{CC} = 0V$ or 5.5V	$V_{IN} = 12V$	Full	-	110	<b>250</b>	$\mu A$
			$V_{IN} = -7V$	Full	<b>-200</b>	-75	-	$\mu A$
			$V_{IN} = \pm 15V$	Full	<b>-800</b>	$\pm 240$	<b>800</b>	$\mu A$
			$V_{IN} = \pm 60V$ (Note 18)	Full	<b>-6</b>	$\pm 0.5$	<b>6</b>	mA
Input Current (A, B) (Full Duplex Versions Only)	$I_{IN3}$	$V_{CC} = 0V$ or 5.5V	$V_{IN} = 12V$	Full	-	90	<b>125</b>	$\mu A$
			$V_{IN} = -7V$	Full	<b>-100</b>	-70	-	$\mu A$
			$V_{IN} = \pm 15V$	Full	<b>-500</b>	$\pm 200$	<b>500</b>	$\mu A$
			$V_{IN} = \pm 60V$ (Note 18)	Full	<b>-3</b>	$\pm 0.4$	<b>3</b>	mA
Output Leakage Current (Y, Z) (Full Duplex Versions Only)	$I_{OZD}$	$\overline{RE} = 0V$ , DE = 0V, $V_{CC} = 0V$ or 5.5V	$V_{IN} = 12V$	Full	-	20	<b>200</b>	$\mu A$
			$V_{IN} = -7V$	Full	<b>-100</b>	-5	-	$\mu A$
			$V_{IN} = \pm 15V$	Full	<b>-500</b>	$\pm 40$	<b>500</b>	$\mu A$
			$V_{IN} = \pm 60V$ (Note 18)	Full	<b>-3</b>	$\pm 0.1$	<b>3</b>	mA
Receiver Differential Threshold Voltage	$V_{TH}$	$-15V \leq V_{CM} \leq 15V$	Full	<b>-200</b>	-100	<b>-10</b>	mV	
Receiver Input Hysteresis	$\Delta V_{TH}$	$-15V \leq V_{CM} \leq 15V$	+25	-	25	-	mV	
Receiver Output High Voltage	$V_{OH}$	$I_O = -2mA$ , $V_{ID} = -10mV$	Full	<b><math>V_{CC} - 0.5</math></b>	4.75	-	V	
		$I_O = -8mA$ , $V_{ID} = -10mV$	Full	<b>2.8</b>	4.2	-	V	
Receiver Output Low Voltage	$V_{OL}$	$I_O = 6mA$ , $V_{ID} = -200mV$	Full	-	0.27	<b>0.4</b>	V	
Receiver Output Low Current	$I_{OL}$	$V_O = 1V$ , $V_{ID} = -200mV$	Full	<b>15</b>	22	-	mA	
Three-State (High Impedance) Receiver Output Current	$I_{OZR}$	$0V \leq V_O \leq V_{CC}$	Full	<b>-1</b>	0.01	<b>1</b>	$\mu A$	
Receiver Short-Circuit Current	$I_{OSR}$	$0V \leq V_O \leq V_{CC}$	Full	<b><math>\pm 12</math></b>	-	<b><math>\pm 110</math></b>	mA	
<b>SUPPLY CURRENT</b>								
No-Load Supply Current (Note 9)	$I_{CC}$	DE = $V_{CC}$ , $\overline{RE} = 0V$ or $V_{CC}$ , DI = 0V or $V_{CC}$	Full	-	2.3	<b>4.5</b>	mA	
Shutdown Supply Current	$I_{SHDN}$	DE = 0V, $\overline{RE} = V_{CC}$ , DI = 0V or $V_{CC}$	Full	-	10	<b>50</b>	$\mu A$	
<b>ESD PERFORMANCE</b>								
All Pins		Human Body Model (Tested per JESD22-A114E)	+25	-	$\pm 2$	-	kV	
		Machine Model (Tested per JESD22-A115-A)	+25	-	$\pm 700$	-	V	
<b>DRIVER SWITCHING CHARACTERISTICS (250kbps Versions; ISL31470E and ISL31472E)</b>								
Driver Differential Output Delay	$t_{PLH}$ , $t_{PHL}$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	-	320	<b>450</b>	ns	
Driver Differential Output Skew	$t_{SKEW}$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	-	6	<b>30</b>	ns	
Driver Differential Rise or Fall Time	$t_R$ , $t_F$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	<b>400</b>	650	<b>1200</b>	ns	
Maximum Data Rate	$f_{MAX}$	$C_D = 820pF$ (Figure 8)	Full	<b>0.25</b>	1.5	-	Mbps	

**Electrical Specifications** Test conditions:  $V_{CC} = 4.5V$  to  $5.5V$ ; unless otherwise specified. Typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^\circ C$  (Note 8).  
**Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+85^\circ C$ . (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP P ( $^\circ C$ )	MIN (Note 16)	TYP	MAX (Note 16)	UNIT
Driver Enable to Output High	$t_{ZH}$	SW = GND (Figure 7), (Note 11)	Full	-	-	<b>1200</b>	ns
Driver Enable to Output Low	$t_{ZL}$	SW = $V_{CC}$ (Figure 7), (Note 11)	Full	-	-	<b>1200</b>	ns
Driver Disable from Output Low	$t_{LZ}$	SW = $V_{CC}$ (Figure 7)	Full	-	-	<b>120</b>	ns
Driver Disable from Output High	$t_{HZ}$	SW = GND (Figure 7)	Full	-	-	<b>120</b>	ns
Time to Shutdown	$t_{SHDN}$	(Note 13)	Full	<b>60</b>	160	<b>600</b>	ns
Driver Enable from Shutdown to Output High	$t_{ZH(SHDN)}$	SW = GND (Figure 7), (Notes 13, 14)	Full	-	-	<b>2500</b>	ns
Driver Enable from Shutdown to Output Low	$t_{ZL(SHDN)}$	SW = $V_{CC}$ (Figure 7), (Notes 13, 14)	Full	-	-	<b>2500</b>	ns
<b>DRIVER SWITCHING CHARACTERISTICS (1Mbps Versions; ISL31475E)</b>							
Driver Differential Output Delay	$t_{PLH}, t_{PHL}$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	-	70	<b>125</b>	ns
Driver Differential Output Skew	$t_{SKEW}$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	-	3	<b>15</b>	ns
Driver Differential Rise or Fall Time	$t_R, t_F$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	<b>70</b>	230	<b>300</b>	ns
Maximum Data Rate	$f_{MAX}$	$C_D = 820pF$ (Figure 8)	Full	<b>1</b>	4	-	Mbps
Driver Enable to Output High	$t_{ZH}$	SW = GND (Figure 7), (Note 11)	Full	-	-	<b>350</b>	ns
Driver Enable to Output Low	$t_{ZL}$	SW = $V_{CC}$ (Figure 7), (Note 11)	Full	-	-	<b>300</b>	ns
Driver Disable from Output Low	$t_{LZ}$	SW = $V_{CC}$ (Figure 7)	Full	-	-	<b>120</b>	ns
Driver Disable from Output High	$t_{HZ}$	SW = GND (Figure 7)	Full	-	-	<b>120</b>	ns
Time to Shutdown	$t_{SHDN}$	(Note 13)	Full	<b>60</b>	160	<b>600</b>	ns
Driver Enable from Shutdown to Output High	$t_{ZH(SHDN)}$	SW = GND (Figure 7), (Notes 13, 14)	Full	-	-	<b>2000</b>	ns
Driver Enable from Shutdown to Output Low	$t_{ZL(SHDN)}$	SW = $V_{CC}$ (Figure 7), (Notes 13, 14)	Full	-	-	<b>2000</b>	ns
<b>DRIVER SWITCHING CHARACTERISTICS (15Mbps Versions; ISL31478E)</b>							
Driver Differential Output Delay	$t_{PLH}, t_{PHL}$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	-	21	<b>45</b>	ns
Driver Differential Output Skew	$t_{SKEW}$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	-	3	<b>6</b>	ns
Driver Differential Rise or Fall Time	$t_R, t_F$	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 6)	Full	<b>5</b>	17	<b>30</b>	ns
Maximum Data Rate	$f_{MAX}$	$C_D = 470pF$ (Figure 8)	Full	<b>15</b>	25	-	Mbps
Driver Enable to Output High	$t_{ZH}$	SW = GND (Figure 7), (Note 11)	Full	-	-	<b>100</b>	ns
Driver Enable to Output Low	$t_{ZL}$	SW = $V_{CC}$ (Figure 7), (Note 11)	Full	-	-	<b>100</b>	ns
Driver Disable from Output Low	$t_{LZ}$	SW = $V_{CC}$ (Figure 7)	Full	-	-	<b>120</b>	ns
Driver Disable from Output High	$t_{HZ}$	SW = GND (Figure 7)	Full	-	-	<b>120</b>	ns
Time to Shutdown	$t_{SHDN}$	(Note 13)	Full	<b>60</b>	160	<b>600</b>	ns
Driver Enable from Shutdown to Output High	$t_{ZH(SHDN)}$	SW = GND (Figure 7), (Notes 13, 14)	Full	-	-	<b>2000</b>	ns
Driver Enable from Shutdown to Output Low	$t_{ZL(SHDN)}$	SW = $V_{CC}$ (Figure 7), (Notes 13, 14)	Full	-	-	<b>2000</b>	ns
<b>RECEIVER SWITCHING CHARACTERISTICS (250kbps Versions; ISL31470E and ISL31472E)</b>							
Maximum Data Rate	$f_{MAX}$	(Figure 9)	Full	<b>0.25</b>	5	-	Mbps
Receiver Input to Output Delay	$t_{PLH}, t_{PHL}$	(Figure 9)	Full	-	200	<b>280</b>	ns
Receiver Skew   $t_{PLH} - t_{PHL}$	$t_{SKD}$	(Figure 9)	Full	-	4	<b>10</b>	ns

**Electrical Specifications** Test conditions:  $V_{CC} = 4.5V$  to  $5.5V$ ; unless otherwise specified. Typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^\circ C$  (Note 8).  
**Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+85^\circ C$ . (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 16)	TYP	MAX (Note 16)	UNIT
Receiver Enable to Output Low	$t_{ZL}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10), (Note 12)	Full	-	-	<b>50</b>	ns
Receiver Enable to Output High	$t_{ZH}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10), (Note 12)	Full	-	-	<b>50</b>	ns
Receiver Disable from Output Low	$t_{LZ}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10)	Full	-	-	<b>50</b>	ns
Receiver Disable from Output High	$t_{HZ}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10)	Full	-	-	<b>50</b>	ns
Time to Shutdown	$t_{SHDN}$	(Note 13)	Full	<b>60</b>	160	<b>600</b>	ns
Receiver Enable from Shutdown to Output High	$t_{ZH(SHDN)}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10), (Notes 13, 15)	Full	-	-	<b>2000</b>	ns
Receiver Enable from Shutdown to Output Low	$t_{ZL(SHDN)}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10), (Notes 13, 15)	Full	-	-	<b>2000</b>	ns
<b>RECEIVER SWITCHING CHARACTERISTICS (1Mbps Versions; ISL31475E)</b>							
Maximum Data Rate	$f_{MAX}$	(Figure 9)	Full	<b>1</b>	15	-	Mbps
Receiver Input to Output Delay	$t_{PLH}$ , $t_{PHL}$	(Figure 9)	Full	-	90	<b>150</b>	ns
Receiver Skew   $t_{PLH} - t_{PHL}$	$t_{SKD}$	(Figure 9)	Full	-	4	<b>10</b>	ns
Receiver Enable to Output Low	$t_{ZL}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10), (Note 12)	Full	-	-	<b>50</b>	ns
Receiver Enable to Output High	$t_{ZH}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10), (Note 12)	Full	-	-	<b>50</b>	ns
Receiver Disable from Output Low	$t_{LZ}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10)	Full	-	-	<b>50</b>	ns
Receiver Disable from Output High	$t_{HZ}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10)	Full	-	-	<b>50</b>	ns
Time to Shutdown	$t_{SHDN}$	(Note 13)	Full	<b>60</b>	160	<b>600</b>	ns
Receiver Enable from Shutdown to Output High	$t_{ZH(SHDN)}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10), (Notes 13, 15)	Full	-	-	<b>2000</b>	ns
Receiver Enable from Shutdown to Output Low	$t_{ZL(SHDN)}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10), (Notes 13, 15)	Full	-	-	<b>2000</b>	ns
<b>RECEIVER SWITCHING CHARACTERISTICS (15Mbps Versions; ISL31478E)</b>							
Maximum Data Rate	$f_{MAX}$	(Figure 9)	Full	<b>15</b>	25	-	Mbps
Receiver Input to Output Delay	$t_{PLH}$ , $t_{PHL}$	(Figure 9)	Full	-	35	<b>70</b>	ns
Receiver Skew   $t_{PLH} - t_{PHL}$	$t_{SKD}$	(Figure 9)	Full	-	4	<b>10</b>	ns
Receiver Enable to Output Low	$t_{ZL}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10), (Note 12)	Full	-	-	<b>50</b>	ns
Receiver Enable to Output High	$t_{ZH}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10), (Note 12)	Full	-	-	<b>50</b>	ns
Receiver Disable from Output Low	$t_{LZ}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10)	Full	-	-	<b>50</b>	ns
Receiver Disable from Output High	$t_{HZ}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10)	Full	-	-	<b>50</b>	ns
Time to Shutdown	$t_{SHDN}$	(Note 13)	Full	<b>60</b>	160	<b>600</b>	ns
Receiver Enable from Shutdown to Output High	$t_{ZH(SHDN)}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 10), (Notes 13, 15)	Full	-	-	<b>2000</b>	ns
Receiver Enable from Shutdown to Output Low	$t_{ZL(SHDN)}$	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = $V_{CC}$ (Figure 10), (Notes 13, 15)	Full	-	-	<b>2000</b>	ns



**Electrical Specifications** Test conditions:  $V_{CC} = 4.5V$  to  $5.5V$ ; unless otherwise specified. Typical values are at  $V_{CC} = 5V$ ,  $T_A = +25^\circ C$  (Note 8). **Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+85^\circ C$ .** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP P ( $^\circ C$ )	MIN (Note 16)	TYP	MAX (Note 16)	UNIT
-----------	--------	-----------------	-----------------------------	------------------	-----	------------------	------

NOTES:

8. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
9. Supply current specification is valid for loaded drivers when  $DE = 0V$ .
10. Applies to peak current. See "Typical Performance Curves" beginning on page 11 for more information.
11. Keep  $\overline{RE} = 0$  to prevent the device from entering shutdown.
12. The  $\overline{RE}$  signal high time must be short enough (typically  $<100ns$ ) to prevent the device from entering shutdown.
13. Transceivers are put into shutdown by bringing  $\overline{RE}$  high and  $DE$  low. If the inputs are in this state for less than  $60ns$ , the parts are ensured not to enter shutdown. If the inputs are in this state for at least  $600ns$ , the parts are ensured to have entered shutdown. For more information, see "Low Power Shutdown Mode" on page 16
14. Keep  $\overline{RE} = V_{CC}$ , and set the  $DE$  signal low time  $>600ns$  to ensure that the device enters shutdown.
15. Set the  $\overline{RE}$  signal high time  $>600ns$  to ensure that the device enters shutdown.
16. Parameters with MIN and/or MAX limits are 100% tested at  $+25^\circ C$ , unless otherwise specified. Temperature limits established by characterization and are not production tested.
17. Tested according to TIA/EIA-485-A, Section 4.2.6 ( $\pm 80V$  for  $15\mu s$  at a 1% duty cycle).
18. See "Caution" statement below the "Recommended Operating Conditions" on page 5.

**Test Circuits and Waveforms**




FIGURE 5A.  $V_{OD}$  AND  $V_{OC}$




FIGURE 5B.  $V_{OD}$  AND  $V_{OC}$  WITH COMMON-MODE LOAD

FIGURE 5. DC DRIVER TEST CIRCUITS




FIGURE 6A. TEST CIRCUIT





FIGURE 6B. MEASUREMENT POINTS

FIGURE 6. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES

## Test Circuits and Waveforms (Continued)



PARAMETER	OUTPUT	$\overline{RE}$	DI	SW	$C_L$ (pF)
$t_{HZ}$	Y/Z	X	1/0	GND	50
$t_{LZ}$	Y/Z	X	0/1	$V_{CC}$	50
$t_{ZH}$	Y/Z	0 (Note 11)	1/0	GND	100
$t_{ZL}$	Y/Z	0 (Note 11)	0/1	$V_{CC}$	100
$t_{ZH(SHDN)}$	Y/Z	1 (Note 14)	1/0	GND	100
$t_{ZL(SHDN)}$	Y/Z	1 (Note 14)	0/1	$V_{CC}$	100

FIGURE 7A. TEST CIRCUIT




FIGURE 7B. MEASUREMENT POINTS

FIGURE 7. DRIVER ENABLE AND DISABLE TIMES




FIGURE 8A. TEST CIRCUIT




FIGURE 8B. MEASUREMENT POINTS

FIGURE 8. DRIVER DATA RATE




FIGURE 9A. TEST CIRCUIT





FIGURE 9B. MEASUREMENT POINTS

FIGURE 9. RECEIVER PROPAGATION DELAY AND DATA RATE

## Test Circuits and Waveforms (Continued)



PARAMETER	DE	A	SW
$t_{HZ}$	0	+1.5V	GND
$t_{LZ}$	0	-1.5V	$V_{CC}$
$t_{ZH}$ (Note 12)	0	+1.5V	GND
$t_{ZL}$ (Note 12)	0	-1.5V	$V_{CC}$
$t_{ZH(SHDN)}$ (Note 15)	0	+1.5V	GND
$t_{ZL(SHDN)}$ (Note 15)	0	-1.5V	$V_{CC}$

FIGURE 10A. TEST CIRCUIT




FIGURE 10B. MEASUREMENT POINTS

FIGURE 10. RECEIVER ENABLE AND DISABLE TIMES

## Typical Performance Curves

$V_{CC} = 5V$ ,  $T_A = +25^\circ C$ ; unless otherwise specified.




FIGURE 11. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 12. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE

# Typical Performance Curves

$V_{CC} = 5V$ ,  $T_A = +25^\circ C$ ; unless otherwise specified. (Continued)




FIGURE 13. SUPPLY CURRENT vs TEMPERATURE




FIGURE 14. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE




FIGURE 15. BUS PIN CURRENT vs BUS PIN VOLTAGE




FIGURE 16. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL31470E, ISL31472E)




FIGURE 17. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL31470E, ISL31472E)




FIGURE 18. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL31475E)

# Typical Performance Curves

$V_{CC} = 5V, T_A = +25^\circ C$ ; unless otherwise specified. (Continued)




FIGURE 19. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL31475E)




FIGURE 20. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL31478E)




FIGURE 21. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL31478E)




FIGURE 22.  $\pm 15V$  RECEIVER PERFORMANCE (ISL31470E, ISL31472E)




FIGURE 23.  $\pm 15V$  RECEIVER PERFORMANCE (ISL31475E)

## Typical Performance Curves

$V_{CC} = 5V$ ,  $T_A = +25^\circ C$ ; unless otherwise specified. (Continued)




FIGURE 24. ±15V RECEIVER PERFORMANCE (ISL31478E)




FIGURE 25. DRIVER AND RECEIVER WAVEFORMS (ISL31470E, ISL31472E)




FIGURE 26. DRIVER AND RECEIVER WAVEFORMS (ISL31475E)




FIGURE 27. DRIVER AND RECEIVER WAVEFORMS (ISL31478E)

## Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard that allows only one driver and up to 10 receivers (assuming one unit load devices) on each bus. RS-485 is a true multipoint standard that allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended Common-Mode Range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000ft, thus the wide CMR is necessary to handle ground

potential differences and voltages induced in the cable by external fields.

The ISL31470E, ISL31472E, ISL31475E, and ISL31478E are a family of ruggedized RS-485 transceivers that improves on the RS-485 basic requirements, and therefore increases system reliability. The CMR increases to ±15V, while the RS-485 bus pins (receiver inputs and driver outputs) include fault protection against voltages and transients up to ±60V. Additionally, larger than required differential output voltages ( $V_{OD}$ ) increase noise immunity.

### Receiver (Rx) Features

The devices use a differential input receiver for maximum noise immunity and common-mode rejection. Input sensitivity is better than ±200mV, as required by the RS-422 and RS-485 specifications.

Receiver input (load) current surpasses the RS-422 specification of 3mA, and is four times lower than the RS-485 Unit Load (UL)

requirement of 1mA maximum. Therefore, these products are known as one-quarter UL transceivers, and there can be up to 128 of these devices on a network while still complying with the RS-485 loading specification.

The Rx functions with common-mode voltages as great as  $\pm 15V$ , making them ideal for industrial, or long networks where induced voltages are a realistic concern.

All the receivers include a “full fail-safe” function that assures a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (such as, an idle bus).

Rx outputs feature high drive levels (typically 22mA at  $V_{OL} = 1V$ ) to ease the design of optically-coupled isolated interfaces.

Receivers easily meet the data rates supported by the corresponding driver, and all receiver outputs are three-statable using the active low  $\overline{RE}$  input.

The Rx in the 250kbps and 1Mbps versions include noise filtering circuitry to reject high frequency signals. The 1Mbps version typically rejects pulses narrower than 50ns (equivalent to 20Mbps), while the 250kbps Rx rejects pulses below 150ns (6.7Mbps).

## Driver (Tx) Features

The RS-485/RS-422 drivers are differential output devices that deliver at least 1.5V across a 54 $\Omega$  load (RS-485), and at least 2.4V across a 100 $\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI. All drivers are three-statable using the active high DE input.

The 250kbps and 1Mbps driver outputs are slew rate limited to minimize EMI and reflections in unterminated or improperly terminated networks. Outputs of the ISL31478E driver are not limited, thus, faster output transition times allow data rates of at least 15Mbps.

## High Overvoltage (Fault) Protection Increases Ruggedness

The  $\pm 60V$  (referenced to the IC GND) fault protection on the RS-485 pins, makes these transceivers some of the most rugged on the market. This level of protection makes the ISL31470E, ISL31472E, ISL31475E, and ISL31478E perfect for applications where power (for example, 24V and 48V supplies) must be routed in the conduit with the data lines, or for outdoor applications where large transients are likely to occur. When power is routed with the data lines, even a momentary short between the supply and data lines destroys an unprotected device. The  $\pm 60V$  fault levels of this family are at least five times higher than the levels specified for standard RS-485 ICs. The ISL31470E, ISL31472E, ISL31475E, and ISL31478E protection is active whether the Tx is enabled or disabled, and even if the IC is powered down, or  $V_{CC}$  and Ground are floating.

If transients or voltages (including overshoots and ringing) greater than  $\pm 60V$  are possible, then additional external protection is required.

## Wide Common-Mode Voltage (CMV) Tolerance Improves Operating Range

RS-485 networks operating in industrial complexes, or over long distances, are susceptible to large CMV variations. Either of these operating environments may suffer from large node-to-node ground potential differences, or CMV pickup from external electromagnetic sources, and devices with only the minimum required +12V to -7V CMR may malfunction. The ISL31470E, ISL31472E, ISL31475E, and ISL31478E's extended  $\pm 15V$  CMR allows for operation in environments that would overwhelm lesser transceivers. Additionally, the Rx does not phase invert (erroneously change state) even with CMVs of  $\pm 40V$ , or differential voltages as large as 40V.

## High $V_{OD}$ Improves Noise Immunity and Flexibility

The ISL31470E, ISL31472E, ISL31475E, and ISL31478E drivers design deliver larger differential output voltages ( $V_{OD}$ ) than the RS-485 standard requires, or than most RS-485 transmitters can deliver. The typical  $\pm 2.5V$   $V_{OD}$  provides more noise immunity than networks built using many other transceivers.

Another advantage of the large  $V_{OD}$  is the ability to drive more than two bus terminations, which allows for using the ISL31470E, ISL31472E, ISL31475E, and ISL31478E in star topologies and other multi-terminated, nonstandard network topologies. [Figure 11 on page 11](#), details the transmitter's  $V_{OD}$  vs  $I_{OUT}$  characteristic, and includes load lines for four (30 $\Omega$ ) and six (20 $\Omega$ ) 120 $\Omega$  terminations. [Figure 11](#) shows that the driver typically delivers  $\pm 1.3V$  into six terminations, and the “Electrical Specification” table ensures a  $V_{OD}$  of  $\pm 0.8V$  at 21 $\Omega$  over the full temperature range. The RS-485 standard requires a minimum 1.5V  $V_{OD}$  into two terminations, but the ISL31470E, ISL31472E, ISL31475E, and ISL31478E deliver RS-485 voltage levels with 2x to 3x the number of terminations.

## Hot Plug Function

When a piece of equipment powers up, there is a period of time where the processor or ASIC driving the RS-485 control lines (DE,  $\overline{RE}$ ) is unable to ensure that the RS-485 Tx and Rx outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power-up may crash the bus. To avoid this scenario, the ISL31470E, ISL31472E, ISL31475E, and ISL31478E devices incorporate a Hot Plug function. Circuitry monitoring  $V_{CC}$  ensures that, during power-up and power-down, the Tx and Rx outputs remain disabled, regardless of the state of DE and  $\overline{RE}$ , if  $V_{CC}$  is less than  $\approx 3.5V$ . This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states. [Figure 28](#) illustrates the power-up and power-down performance of

the ISL31470E, ISL31472E, ISL31475E, and ISL31478E compared to an RS-485 IC without the Hot Plug feature.




FIGURE 28. HOT PLUG PERFORMANCE (ISL3147xE) vs ISL83088E WITHOUT HOT PLUG CIRCUITRY

## Data Rate, Cables, and Terminations

RS-485/RS-422 are intended for network lengths up to 4000ft, but the maximum system data rate decreases as the transmission length increases. Devices operating at 15Mbps may be used at lengths up to 150ft (46m), but the distance can be increased to 328' (100m) by operating at 10Mbps. The 1Mbps versions can operate at full data rates with lengths up to 800ft (244m). Jitter is the limiting parameter at these faster data rates, so employing encoded data streams (for example, Manchester coded or Return-to-Zero) may allow increased transmission distances. The slow versions can operate at 115kbps, or less, at the full 4000ft (1220m) distance, or at 250kbps for lengths up to 3000ft (915m). DC cable attenuation is the limiting parameter, so using better quality cables (for example, 22 AWG) may allow increased transmission distance.

Use twisted pair cables for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common-mode signals that are effectively rejected by the differential receivers in these ICs.

Note: Proper termination is imperative to minimize reflections when using the 15Mbps devices. Short networks using the 250kbps versions do not need to be terminated, however, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on bus like RS-422) networks, terminate the main cable in its characteristic impedance (typically 120Ω) at the end farthest from the driver. In multi-receiver applications, keep stubs connecting receivers to the main cable as short as possible. Multipoint (multi-driver) systems require that the main cable is terminated in its characteristic impedance at both ends. Keep stubs connecting a transceiver to the main cable as short as possible.

## Built-In Driver Overload Protection

The RS-485 specification requires that drivers survive worst case bus contentions undamaged. These transceivers meet this requirement using driver output short-circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate a double fold-back short-circuit current limiting scheme which ensures that the output current never exceeds the RS-485 specification, even at the common-mode and fault condition voltage range extremes. The first fold-back current level ( $\approx 70\text{mA}$ ) is set to ensure that the driver never folds back when driving loads with common-mode voltages up to  $\pm 15\text{V}$ . The very low second fold-back current setting ( $\approx 9\text{mA}$ ) minimizes power dissipation if the Tx is enabled when a fault occurs.

In the event of a major short-circuit condition, the ISL31470E, ISL31472E, ISL31475E, and ISL31478E's thermal shutdown feature disables the drivers whenever the die temperature becomes excessive. Thermal shutdown eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about  $15^\circ\text{C}$ . If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. The receivers stay operational during thermal shutdown.

## Low Power Shutdown Mode

These CMOS transceivers all use a fraction of the power required by competitive devices, but they also include a shutdown feature that reduces the already low quiescent  $I_{CC}$  to a  $10\mu\text{A}$  trickle. These devices enter shutdown whenever the receiver and driver are simultaneously disabled ( $RE = V_{CC}$  and  $DE = GND$ ) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns ensures that the transceiver does not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. For more information see [Notes 11](#) through [15](#) on [page 9](#).

## Die Characteristics

### SUBSTRATE POTENTIAL (POWERED UP):

GND

### PROCESS:

Si Gate BiCMOS



**Revision History** The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Mar 24, 2022	2.01	<p>Removed related literature section.</p> <p>Corrected formatting error RE to <math>\overline{RE}</math>, where needed.</p> <p>Updated POD M14.15 to the latest revision, changes are as follows:</p> <ul style="list-style-type: none"> <li>-In Side View B and Detail A: <ul style="list-style-type: none"> <li>Added lead length dimension (1.27 – 0.40)</li> <li>Changed angle of the lead to 0-8 degrees.</li> </ul> </li> </ul> <p>Updated POD M8.15 to the latest revision, changes are as follows:</p> <ul style="list-style-type: none"> <li>-Added the coplanarity spec into the drawing.</li> </ul>
Feb 14, 2019	2.00	<p>Updated links throughout document.</p> <p>Added Related Literature section.</p> <p>Updated ordering information table by adding tape and reel information and updating notes.</p> <p>Updated "High Overvoltage (Fault) Protection Increases Ruggedness" on page 15.</p> <p>Updated M8.15 package outline drawing to the latest revision, changes are as follows:</p> <ul style="list-style-type: none"> <li>-Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern.</li> <li>-Changed in Typical Recommended Land Pattern the following: <ul style="list-style-type: none"> <li>2.41(0.095) to 2.20(0.087)</li> <li>0.76 (0.030) to 0.60(0.023)</li> <li>0.200 to 5.20(0.205)</li> </ul> </li> <li>-Changed Note 1 "1982" to "1994".</li> </ul> <p>Removed About Intersil section</p> <p>Updated disclaimer</p>
Sep 3, 2015	1.00	<ul style="list-style-type: none"> <li>- Updated Ordering Information Table on page 3.</li> <li>- Added About Intersil Verbiage.</li> </ul>
Jun 17, 2010	0.00	Initial Release



# Package Outline Drawings

For the most recent package outline drawing, see [M14.15](#).

## M14.15

14 Lead Narrow Body Small Outline Plastic Package

Rev 2, 6/20




Typical Recommended Land Pattern

### Notes:

1. Dimensions are in millimeters.  
Dimensions in ( ) for reference only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Datums A and B are determined at Datum H.
4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
5. The pin #1 identifier can be either a mold or mark feature.
6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
7. Reference to JEDEC MS-012-AB.

For the most recent package outline drawing, see [E8.3](#).



NOTES:

19. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
20. Dimensioning and tolerancing per ANSI Y14.5M-1982.
21. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
22. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
23. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
24. E and  $e_A$  are measured with the leads constrained to be perpendicular to datum  $-C-$ .
25.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
26. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
27. N is the maximum number of terminal positions.
28. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).


**E8.3 (JEDEC MS-001-BA ISSUE D)**  
**8 LEAD DUAL-IN-LINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
$e_A$	0.300 BSC		7.62 BSC		6
$e_B$	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9

Rev. 0 12/93

For the most recent package outline drawing, see [M8.15](#).

M8.15  
 8 Lead Narrow Body Small Outline Plastic Package  
 Rev 5, 4/2021



**NOTES:**

- 1 Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 2 Package length does not include mold flash, protrusion or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5 Terminal numbers are shown for reference only.
- 6 The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 7 Controlling dimension: MILLIMETER. Converted inch dimension are not necessarily exact.
- 8 This outline conforms to JEDEC publication MS-012-AA ISSUE C.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.