

N- and P- Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY						
	V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)			
		0.090 at V _{GS} = 4.5 V	3.28			
N-Channel	20	0.110 at V _{GS} = 2.5 V	2.13			
		0.130 at V _{GS} = 1.8 V	1.50			
		0.155 at V _{GS} = - 4.5 V	- 2.80			
P-Channel	- 20	0.190 at V _{GS} = - 2.5 V	- 1.81			
		0.220 at V _{GS} = - 1.8 V	- 1.15			

FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFETs: 1.8 V Rated


Compliant to RoHS Directive 2002/95/EC


- Thermally Enhanced SC-70 Package
- · Fast Switching
- ·



APPLICATIONS

• Load Switch for Portable Devices





ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted								
			N-Channel		P-Channel			
Parameter		Symbol	5 s	Steady State	5 s	Steady State	Unit	
Drain-Source Voltage		V _{DS}	20		- 20		V	
Gate-Source Voltage		V_{GS}	± 20		± 20		V	
Continuous Dunin Comment /T 150 90\d	T _A = 25 °C	- I _D	3.28	3.03	- 2.80	- 2.58	A	
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 85 °C		2.12	1.81	- 1.72	- 1.53		
Pulsed Drain Current		I _{DM}	9.5		- 8.5		A	
Continuous Source Current (Diode Conduction) ^a		I _S	2.61	2.48	- 1.61	-1.48		
Maximum Power Dissipation ^a	T _A = 25 °C	- P _D	1.24	1.17	1.10	0.97	W	
	T _A = 85 °C		0.88	0.75	0.66	0.5		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150				°C	

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^a	t ≤ 5 s	- R _{thJA}	130	170			
Maximum Junction-to-Ambient	Steady State		170	220	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	80	100			

Notes:

a. Surface mounted on 1" x 1" FR4 board.



SPECIFICATIONS T _J = 25 °C, unless otherwise noted										
Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit			
Static										
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	N-Ch	0.45		1	V			
date Threshold voltage		$V_{DS} = V_{GS}, I_{D} = -100 \mu A$	P-Ch	- 0.45		1	•			
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	N-Ch			± 100	nA			
			P-Ch			± 100	11/4			
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 16 V, V _{GS} = 0 V	N-Ch			1				
		V _{DS} = - 16 V, V _{GS} = 0 V				- 1	μΑ			
	יטאס	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 85 ^{\circ}\text{C}$	N-Ch			5	μΛ			
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 85 ^{\circ}\text{C}$	P-Ch			- 5				
On-State Drain Current ^a	l _{lac} ,	$V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	2			А			
	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	- 2						
		$V_{GS} = 4.5 \text{ V}, I_D = 2.55 \text{ A}$	N-Ch		0.090					
	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -1.85 \text{ A}$	P-Ch		0.155					
Drain-Source On-State Resistance ^a		$V_{GS} = 2.5 \text{ V}, I_D = 1.55 \text{ A}$	N-Ch		0.110		Ω			
Drain-Source On-State Resistance		$V_{GS} = -2.5 \text{ V}, I_D = -1.35 \text{ A}$	P-Ch		0.190					
		$V_{GS} = 1.8 \text{ V}, I_D = 0.50 \text{ A}$	N-Ch		0.130					
		$V_{GS} = -1.8 \text{ V}, I_D = -0.50 \text{ A}$	P-Ch		0.220					
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 10 \text{ V}, I_{D} = 1.13 \text{ A}$	N-Ch		2.6		s			
		$V_{DS} = -10 \text{ V}, I_{D} = -0.88 \text{ A}$	P-Ch		1.5		3			
Diode Forward Voltage ^a	V _{SD}	I _S = 0.48 A, V _{GS} = 0 V	N-Ch		8.0	1.2	V			
blode i diward voltage		$I_S = -0.48 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch		- 0.8	- 1.2				
Dynamic ^b										
Total Gate Charge	Q_g	N. Channal	N-Ch		1.25	2				
Total date onlinge	Q g	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 2.55 \text{ A}$	P-Ch		1.2	1.8	nC			
Gate-Source Charge	0		N-Ch		0.21					
date source charge	Q _{gs}	P-Channel	P-Ch		0.3					
Gate-Drain Charge	Q_{gd}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -0.88$	N-Ch		0.3					
date-Drain Charge			P-Ch		0.21					
Turn-On Delay Time	t _{d(on)}	N-Channel $V_{DD}=10~\text{V, R}_{L}=20~\Omega$ $I_{D}\cong 0.5~\text{A, V}_{GEN}=4.5~\text{V, R}_{g}=6~\Omega$	N-Ch		15	25				
Turn-On Delay Time			P-Ch		18	30				
Rise Time	t _r		N-Ch		22	35				
			P-Ch		25	40				
Turn-Off Delay Time	t _{d(off)}	P-Channel	N-Ch		25	40				
		$V_{DD} = -10 \text{ V}, R_{L} = 20 \Omega$	P-Ch		15	25	ns			
E-II The s	t _f	$I_D \cong -0.5 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 6 \Omega$	N-Ch		12	20				
Fall Time			P-Ch		12	20				
Davis Barrer T	1 .		N-Ch		30	60				
Reverse Recovery Time	t _{rr}	I _F = 0.48 A, dI/dt = 100 A/μs	P-Ch		30	60				


Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






* $V_{GS} > \mbox{minimum } V_{GS}$ at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient



N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot




P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




V_{DS} - Drain-to-Source Voltage (V)

 * V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient



P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Normalized Thermal Transient Impedance, Junction-to-Foot



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.tw)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.tw)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.

9