# IRLZ44S, SiHLZ44S

**Vishay Siliconix** 



D<sup>2</sup>PAK (TO-263)

**PRODUCT SUMMARY** 

V<sub>DS</sub> (V)

 $R_{DS(on)}(\Omega)$ 

Q<sub>as</sub> (nC)

Q<sub>ad</sub> (nC)

Q<sub>q</sub> (Max.) (nC)

Configuration

# Power MOSFET

S

N-Channel MOSFET

0.028

60

66

12

43

Single

 $V_{GS} = 5.0 V$ 

### **FEATURES**

- Surface-mount
- Available in tape and reel
- Dynamic dV/dt rating
- Logic-level gate drive
- R<sub>DS(on)</sub> specified at V<sub>GS</sub> = 4 V and 5 V
- 175 °C operating temperature
- Fast switching
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D<sup>2</sup>PAK (TO-263) is a surface-mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface-mount package. The D<sup>2</sup>PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION							
Package	D <sup>2</sup> PAK (TO-263)	D <sup>2</sup> PAK (TO-263)					
Lead (Pb)-free and Halogen-free	SiHLZ44S-GE3	SiHLZ44STRR-GE3 <sup>a</sup>					
Lead (Pb)-free	IRLZ44SPbF	IRLZ44STRRPbF <sup>a</sup>					
Note							

a. See device orientation

ABSOLUTE MAXIMUM RATINGS (T $_{\rm C}$	= 25 °C, unl	ess otherwis	e noted)			
PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage	V <sub>DS</sub>	60	V			
Gate-Source Voltage	V <sub>GS</sub>	± 10	- V			
Continuous Drain Current <sup>f</sup>	V <sub>GS</sub> at 5.0 V	T <sub>C</sub> = 25 °C T <sub>C</sub> = 100 °C		50		
Continuous Drain Current	V <sub>GS</sub> at 5.0 V	T <sub>C</sub> = 100 °C	ID	36	Α	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	200	1			
Linear Derating Factor		1.0	W/%C			
Linear Derating Factor (PCB Mount) <sup>e</sup>		0.025	W/°C			
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	400	mJ		
Maximum Power Dissipation	T <sub>C</sub> =	25 °C	150		14/	
Maximum Power Dissipation (PCB Mount) <sup>e</sup>	T <sub>A</sub> =	25 °C	P <sub>D</sub>	3.7	W	
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	4.5	V/ns			
Operating Junction and Storage Temperature Range	e		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature) <sup>d</sup>	For	10 s		300 <sup>d</sup>		

#### Notes

b. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

- c.  $V_{DD}$  = 25 V, starting T<sub>J</sub> = 25 °C, L = 179 µH, R<sub>g</sub> = 25  $\Omega$ , I<sub>AS</sub> = 51 A (see fig. 12)
- d.  $I_{SD} \le 51$  A, dl/dt  $\le 250$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 175$  °C

e. 1.6 mm from case

- f. When mounted on 1" square PCB (FR-4 or G-10 material)
- g. Current limited by the package, (die current = 51 A)

S21-0932-Rev. D, 13-Sep-2021

1








PARAMETER	SYMBOL	TYP		MAX.			UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-		62				
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	- 40			°C/W		
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-		1.0		-		
lote . When mounted on 1" square PCB (FR-4 o	or G-10 material	)						
<b>SPECIFICATIONS</b> ( $T_J = 25 \text{ °C}, u$	nless otherw	ise noted)						
PARAMETER	SYMBOL	TES	T CONDITI	ONS	MIN.	TYP.	MAX.	UNIT
Static								
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub>	$V_{GS} = 0, I_D = 250 \ \mu A$		60	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.070	-	V/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	$V_{GS}$ , $I_D = 2$	50 µA	1.0	-	2.0	V
Gate-Source Leakage	I <sub>GSS</sub>	N N	/ <sub>GS</sub> = ± 10 '	V	-	-	± 100	nA
Zava Cata Valtaga Dvain Current		$V_{DS} = 60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-	-	25	
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 48 V,	$V_{GS} = 0 V,$	T <sub>J</sub> = 150 °C	-	-	250	μA
Drain Courses On State Desistance	R <sub>DS(on)</sub>	$V_{GS} = 5.0 V$	I <sub>D</sub>	= 31 A <sup>b</sup>	-	-	0.028	0
Drain-Source On-State Resistance		$V_{GS} = 4.0 V$	I <sub>D</sub>	= 25 A <sup>b</sup>	-	-	0.039	Ω
Forward Transconductance	<b>g</b> fs	V <sub>DS</sub> =	= 25 V, I <sub>D</sub> =	31 A <sup>b</sup>	23	-	-	S
Dynamic					•	•		
Input Capacitance	C <sub>iss</sub>		$V_{GS} = 0 V$ ,		-	3300	-	
Output Capacitance	C <sub>oss</sub>		$V_{GS} = 0 V,$ $V_{DS} = 25 V,$		-	1200	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.0 MHz, see fig. 5		-	200	-		
Total Gate Charge	Qg				-	-	66	
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 5.0 V$		A, V <sub>DS</sub> = 48 V, g. 6 and 13 <sup>b</sup>	-	-	12	nC
Gate-Drain Charge	Q <sub>gd</sub>		000 112	j. o ana ro	-	-	43	
Turn-On Delay Time	t <sub>d(on)</sub>				-	17	-	- ns
Rise Time	t <sub>r</sub>	- V <sub>DD</sub> =	= 30 V, I <sub>D</sub> =	51 A,	-	230	-	
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_{g} = 4.6 \Omega, F$	R <sub>D</sub> = 0.56 Ω	, see fig. 10 <sup>b</sup>	-	42	-	
Fall Time	t <sub>f</sub>				-	110	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-		
Internal Source Inductance	L <sub>S</sub>			-	7.5	-	nH	
Drain-Source Body Diode Characteristic	S							
Continuous Source-Drain Diode Current	I <sub>S</sub>	showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	-	50 <sup>c</sup>	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				-	-	200	
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	, I <sub>S</sub> = 51 A,	V <sub>GS</sub> = 0 V <sup>b</sup>	-	-	2.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 05 %0 1	- E1 A J/	H - 100 A (	-	130	180	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$I_{\rm J} = 25^{-1}$ C, I <sub>F</sub>	= 51 A, dl/0	dt = 100 A/µs <sup>b</sup>	-	0.84	1.3	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turr			-on is dor	minated b	vleand	<u>ا ا</u>

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %

c. Current limited by the package, (Die Current = 51 A)

2





### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Fig. 1 - Typical Output Characteristics,  $T_C = 25 \ ^{\circ}C$ 






Fig. 2 - Typical Transfer Characteristics





Fig. 3 - Normalized On-Resistance vs. Temperature

3








Fig. 4 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Source-Drain Diode Forward Voltage





Fig. 5 - Typical Gate Charge vs. Gate-to-Source Voltage








Fig. 8 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 9 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms





Fig. 12c - Maximum Avalanche Energy vs. Drain Current








Fig. 13b - Gate Charge Test Circuit


Document Number: 91329

# IRLZ44S, SiHLZ44S





#### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS} = 5$  V for logic level devices

Fig. 10 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91329">www.vishay.com/ppg?91329</a>.

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix** 

Seating plane

## **TO-263AB (HIGH VOLTAGE)**

∕3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	Y 2 x b2 2 x b ⊕ 0.010 @ A(	■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{7} \\$	<b>a</b> - 1		Ū.	1 <u>4</u>		
	MILLIN	IETERS	INCHES				MILLIN	METERS I		NCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-	
				0.010		-		10.07	0.000	0.420	
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.120	
A1 b	0.00 0.51	0.25 0.99	0.000	0.010		E1	9.65 6.22	- 10.67	0.380	-	
							6.22	- 10.67 - BSC	0.245	- BSC	
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-	
b b1	0.51 0.51	0.99 0.89	0.020 0.020	0.039 0.035		E1 e	6.22 2.54	- BSC	0.245	- ) BSC	
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.020 0.045	0.039 0.035 0.070		E1 e H	6.22 2.54 14.61	- BSC 15.88	0.245 0.100 0.575	- ) BSC 0.625	
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.020 0.045 0.045	0.039 0.035 0.070 0.068		E1 e H L	6.22 2.54 14.61 1.78	- BSC 15.88 2.79	0.245 0.100 0.575 0.070	- 0 BSC 0.625 0.110	
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.020 0.045 0.045 0.015	0.039 0.035 0.070 0.068 0.029		E1 e H L L1	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066	
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.020 0.045 0.045 0.015 0.015	0.039 0.035 0.070 0.068 0.029 0.023		E1 e H L L1 L2	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65 1.78	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066 0.070	

Α

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



## **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.