The ISL1533A is a dual channel differential amplifier designed for driving high crest factor signals at very low distortion levels. The high drive capability of 450 mA makes this driver ideal for DMT designs. It contains two pairs of wideband, high-voltage, current mode feedback amplifiers designed with the Renesas HS30 Bipolar SOI process for low power consumption in Asymmetric Digital Subscriber Line (ADSL) and Power Line Communications (PLC) systems. This process provides very rugged protection against lightning induced surges on the line.

The supply current can be set using a resistor on the $I_{\text {ADJ }}$ pin. Pins $\mathrm{C}_{0}$ and $\mathrm{C}_{1}$ can adjust supply current to one of four preset modes (full- $\mathrm{l}_{\mathrm{S}}, 3 / 4-\mathrm{I}_{\mathrm{s}}, 1 / 2-\mathrm{I}_{\mathrm{s}}$, and full power-down). The ISL1533A integrates 50 k pull-up resistors on Pins $\mathrm{C}_{0}$ and $\mathrm{C}_{1}$ to initially disable the device.

The ISL1533A operates on $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ supplies or a single supply up to 30 V and retains its bandwidth and linearity across the complete full scale supply range.

The device is supplied in a thermally-enhanced small footprint ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) 24 Ld QFN package. The ISL1533A is specified for operation across the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- 450mA output drive capability
- $44.4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ differential output drive into $100 \Omega$
- $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ or single supply to 30 V operation
- Operates down to a supply current of 4 mA per port
- Current control pins
- Channel separation: 80 dB at 500 kHz
- Pb-free (RoHS compliant)


## Applications

- Dual port ADSL2+ line drivers
- Power Line Communications (PLC)


## Related Literature

For a full list of related documents, visit our website:

- ISL1533A device page


FIGURE 1. TYPICAL APPLICATION CIRCUIT

## Ordering Information

| PART NUMBER (Notes 2, 3) | PART MARKING | TAPE AND REEL (UNITS) (Note 1) | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE <br> (RoHS Compliant) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL1533AIRZ | 1533A IRZ | - | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Ld QFN | L24.4x5F |
| ISL1533AIRZ-T13 | 1533A IRZ | 2.5k | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Ld QFN | L24.4x5F |

NOTES:

1. See TB347 for details about reel specifications.
2. These Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), see the ISL1533A device page. For more information about MSL, see TB363.

## Pin Configuration



Pin Descriptions

| 24 Ld QFN | PIN NAME | FUNCTION | CIRCUIT |
| :---: | :---: | :---: | :---: |
| 1 | VINA+ | Amplifier A non-inverting input | CIRCUIT 1 |
| 2 | VINB+ | Amplifier B non-inverting input | (See Circuit 1) |
| 3 | GND | Ground connection |  |

## Pin Descriptions

| 24 Ld QFN | PIN NAME | FUNCTION | CIRCUIT |
| :---: | :---: | :---: | :---: |
| 4 | IADJ (Note 4) | Supply current control pin for both DSL channels \#1 and \#2 | CIRCUIT 2 |
| 5, 10, 16, 21 | NC | Not connected |  |
| 6 | VINC+ | Amplifier C non-inverting input | (See Circuit 1) |
| 7 | VIND+ | Amplifier D non-inverting input | (See Circuit 1) |
| 8 | C1CD (Note 5) | DSL channel \#2 current control pin |  |
| 9 | COCD (Note 5) | DSL channel \#2 current control pin | (See Circuit 3) |
| 11 | VS+ | Positive supply |  |
| 12 | VOUTD | Amplifier D output | (See Circuit 1) |
| 13 | VIND- | Amplifier D inverting input | (See Circuit 1) |
| 14 | VINC- | Amplifier C inverting input | (See Circuit 1) |
| 15 | VOUTC | Amplifier C output | (See Circuit 1) |
| 17 | VOUTB | Amplifier B output | (See Circuit 1) |
| 18 | VINB- | Amplifier B inverting input | (See Circuit 1) |
| 19 | VINA- | Amplifier A inverting input | (See Circuit 1) |
| 20 | VOUTA | Amplifier A output | (See Circuit 1) |
| 22 | vs- | Negative supply |  |
| 23 | COAB (Note 6) | DSL channel \#1 current control pin | (See Circuit 3) |
| 24 | C1AB (Note 6) | DSL channel \#1 current control pin | (See Circuit 3) |

## NOTES:

4. IADJ controls bias current (IS) settings for both DSL channels.
5. Amplifiers C and D comprise DSL channel \#2. COCD and C1CD control Is settings for DSL channel \#2.
6. Amplifiers A and B comprise DSL channel \#1. COAB and C1AB control Is settings for DSL channel \#1.


## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right) \quad \theta_{\text {JC }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: |
| 24 Lead QFN Package (Notes 7, 8) | $37 \quad 2.5$ |
| Current into any Input | 8mA |
| Output Current from Driver (Static) | 50 mA |
| Power Dissipation. | See Figure 37 |
| Storage Temperature Range. | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile | see TB493 |

## Recommended Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:
7. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See TB379.
8. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters with Min/Max specifications are assured. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$.

Electrical Specifications $V_{S}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=3 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{ADJ}}=\mathrm{C}_{0}=\mathrm{C}_{1}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Amplifiers tested separately.

| PARAMETER | SYMBOL | CONDITIONS | MIN <br> (Note 9) | TYP | MAX <br> Note 9 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current per Amplifier | $\mathrm{I}^{+}$( Full $\mathrm{IS}_{\text {S }}$ ) | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=\mathrm{C}_{1}=0 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ | 3.0 | 4.0 | 5.0 | mA |
| Negative Supply Current per Amplifier | $\mathrm{I}_{S^{-}}\left(\right.$Full $\left.\mathrm{I}_{\mathbf{S}}\right)$ | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=\mathrm{C}_{1}=0 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ | -4.88 | -3.88 | -2.88 | mA |
| Positive Supply Current per Amplifier | $\mathrm{IS}^{+}\left(3 / 4 \mathrm{I}_{\mathrm{S}}\right)$ | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=5 \mathrm{~V}, \mathrm{C}_{1}=0 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ |  | 3.0 |  | mA |
| Negative Supply Current per Amplifier | $\mathrm{I}_{\mathrm{S}}\left(3 / 4 \mathrm{I}_{\mathrm{S}}\right)$ | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=5 \mathrm{~V}, \mathrm{C}_{1}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{ADJ}}=0$ |  | -2.8 |  | mA |
| Positive Supply Current per Amplifier | $\mathrm{I}^{+}+\left(1 / 2 \mathrm{I}_{\mathrm{S}}\right)$ | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=0 \mathrm{~V}, \mathrm{C}_{1}=5 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ | 1.63 | 2.0 | 2.75 | mA |
| Negative Supply Current per Amplifier | $\mathrm{I}_{\mathrm{S}}\left(1 / 2 \mathrm{I}_{\mathrm{S}}\right)$ | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=0 \mathrm{~V}, \mathrm{C}_{1}=5 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ | -2.63 | -1.88 | -1.5 | mA |
| Positive Supply Current per Amplifier | $\mathbf{I}^{\mathbf{+}}$ + (Power-down) | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=\mathrm{C}_{1}=5 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ |  | 0.12 | 0.5 | mA |
| Negative Supply Current per Amplifier | $\mathrm{I}^{\mathbf{-}}$ (Power-down) | All outputs at $0 \mathrm{~V}, \mathrm{C}_{0}=\mathrm{C}_{1}=5 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0$ | -0.5 | 0 |  | mA |
| GND Supply Current per Amplifier | $\mathrm{I}_{\text {GND }}$ | All outputs at OV |  | 0.25 |  | mA |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | -10 | 4 | +10 | mV |
| $\mathrm{V}_{\text {OS }}$ Mismatch | $\Delta \mathrm{V}_{\text {OS }}$ |  | -2 | 0 | +2 | mV |
| Non-Inverting Input Bias Current | $\mathrm{I}_{\mathrm{B}}{ }^{+}$ |  | -7.5 |  | +7.5 | $\mu \mathrm{A}$ |
| Inverting Input Bias Current | $\mathrm{I}^{-}$ |  | -50 |  | +50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{B}}$ - Mismatch | $\Delta \mathrm{I}_{\mathrm{B}^{-}}$ |  | -10 | 0 | +10 | $\mu \mathrm{A}$ |
| Transimpedance | $\mathrm{R}_{\mathrm{OL}}$ |  |  | 15 |  | M $\Omega$ |
| Input Noise Voltage | $\mathrm{e}_{\mathrm{N}}$ |  |  | 10 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Input Noise Current | $\mathrm{i}_{\mathrm{N}}$ |  |  | 25 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{C}_{0}$ and $\mathrm{C}_{1}$ inputs | 2.2 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | $C_{0}$ and $C_{1}$ inputs |  |  | 0.8 | V |
| Input High Current for $\mathrm{C}_{0}, \mathrm{C}_{1}$ | ${ }^{1} \mathrm{IHO},{ }^{\prime}{ }^{\text {IH1 }}$ | $\mathrm{C}_{0}=5 \mathrm{~V}, \mathrm{C}_{1}=5 \mathrm{~V}$ | 5 | 33 | 60 | $\mu \mathrm{A}$ |

Electrical Specifications $V_{S}= \pm 12 V, R_{F}=3 k \Omega, R_{L}=50 \Omega, I_{A D J}=C_{0}=C_{1}=0 V T_{A}=+25^{\circ}$. Amplifiers tested separately. (Continued)

| PARAMETER | SYMBOL | CONDITIONS | MIN (Note 9) | TYP | MAX <br> Note 9 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low Current for $\mathrm{C}_{0}$ or $\mathrm{C}_{1}$ | IIL | $\mathrm{C}_{0}=0 \mathrm{~V}, \mathrm{C}_{1}=0 \mathrm{~V}$ | -15 | -3.5 |  | $\mu \mathrm{A}$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Loaded Output Swing ( $\mathrm{R}_{\mathrm{L}}$ Single-Ended to GND) | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | $\pm 11.1$ |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega(+)$ |  | +10.8 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega(-)$ |  | -10.8 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=25 \Omega(+)$ | +9.4 | +10.3 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=25 \Omega(-)$ |  | -10.5 | -9.3 | V |
| Linear Output Current | $\mathrm{I}_{\mathrm{OL}}$ | $A_{V}=5, R_{L}=10 \Omega, f=100 k H z, T H D=-60 d B c$ <br> ( $10 \Omega$ single-ended) |  | 450 |  | mA |
| Output Current | IOUT | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \Omega$ |  | 1 |  | A |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| -3dB Bandwidth | BW | $A_{V}=5, R_{\text {L-DIFF }}=100 \Omega$ |  | 60 |  | MHz |
| 2nd Harmonic Distortion | HD2 | $\mathrm{f}_{\mathrm{C}}=200 \mathrm{kHz}, \mathrm{R}_{\text {L-DIFF }}=100 \Omega, \mathrm{~V}_{\text {OUT }}=10.5 \mathrm{~V}_{\text {P-P-DIFF }}$ |  | -86 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{R}_{\text {L-DIFF }}=100 \Omega, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P-DIFF }}$ |  | -65 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{R}_{\text {L-DIFF }}=100 \Omega \mathrm{~V}_{\text {OUT }}=10.5 \mathrm{~V}_{\text {P-P-DIFF }}$ |  | -60 |  | dBc |
| 3rd Harmonic Distortion | HD3 | $\mathrm{f}_{\mathrm{C}}=200 \mathrm{kHz}, \mathrm{R}_{\text {L-DIFF }}=100 \Omega, \mathrm{~V}_{\text {OUT }}=10.5 \mathrm{~V}_{\text {P-P-DIFF }}$ |  | -92 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{R}_{\text {L-DIFF }}=100 \Omega, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\text {P-P-DIFF }}$ |  | -50 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{R}_{\text {L-DIFF }}=100 \Omega, \mathrm{~V}_{\text {OUT }}=10.5 \mathrm{~V}_{\text {P-P-DIFF }}$ |  | -58 |  | dBc |
| Slewrate (Single-Ended) | SR | $\mathrm{V}_{\text {OUT }}$ from -8 V to +8 V measured at $\pm 4 \mathrm{~V}$ |  | 400 |  | $\mathrm{V} / \mu \mathrm{s}$ |

NOTE:
9. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## Typical Performance Curves



FIGURE 2. DIFFERENTIAL FREQUENCY RESPONSE vs $\mathbf{R}_{\mathbf{F}}$ (FULL $\mathbf{I}_{\mathbf{S}}$ )


FIGURE 4. DIFFERENTIAL FREQUENCY RESPONSE
vs $R_{F}\left(\mathbf{3} / 4 \mathbf{I}_{\mathbf{S}}\right)$


FIGURE 6. DIFFERENTIAL FREQUENCY RESPONSE vs $R_{F}\left(\mathbf{1 / 2} \mathbf{I}_{\mathbf{S}}\right)$


FIGURE 3. DIFFERENTIAL FREQUENCY RESPONSE vs $\mathbf{R}_{\mathbf{F}}$ (FULL IS)


FIGURE 5. DIFFERENTIAL FREQUENCY RESPONSE
vs $R_{F}\left(3 / 4 I_{S}\right)$


FIGURE 7. DIFFERENTIAL FREQUENCY RESPONSE
vs $R_{F}\left(\mathbf{1} / 2 \mathbf{I}_{\mathbf{S}}\right)$

## Typical Performance Curves (continued)



FIGURE 8. DIFFERENTIAL FREQUENCY RESPONSE vs $C_{L}$ (FULL IS)


FIGURE 10. DIFFERENTIAL FREQUENCY RESPONSE vs $C_{L}\left(3 / 4 I_{S}\right)$


FIGURE 12. DIFFERENTIAL FREQUENCY RESPONSE vs $C_{L}\left(1 / 2 I_{S}\right)$


FIGURE 9. DIFFERENTIAL FREQUENCY RESPONSE vs $C_{L}$ (FULL $\left.I_{S}\right)$


FIGURE 11. DIFFERENTIAL FREQUENCY RESPONSE vs $C_{L}\left(3 / 4 I_{S}\right)$


FIGURE 13. DIFFERENTIAL FREQUENCY RESPONSE vs $C_{L}\left(1 / 2 I_{S}\right)$

## Typical Performance Curves (continuod)



FIGURE 14. DIFFERENTIAL FREQUENCY RESPONSE vs $\mathbf{R}_{\mathrm{L}}$ (FULL $\left.\mathrm{I}_{\mathbf{S}}\right)$


FIGURE 16. DIFFERENTIAL FREQUENCY RESPONSE vs $\mathbf{R}_{\mathrm{L}}\left(\mathbf{3} / 4 \mathrm{I}_{\mathbf{S}}\right)$


FIGURE 18. DIFFERENTIAL FREQUENCY RESPONSE vs $R_{\mathrm{L}}\left(\mathbf{1} / \mathbf{2} \mathbf{I}_{\mathbf{S}}\right)$


FIGURE 15. DIFFERENTIAL FREQUENCY RESPONSE vs $\mathbf{R}_{\mathrm{L}}$ (FULL $\mathbf{I}_{\mathbf{S}}$ )


FIGURE 17. DIFFERENTIAL FREQUENCY RESPONSE vs $\mathbf{R}_{\mathrm{L}}\left(\mathbf{3} / 4 \mathrm{I}_{\mathrm{S}}\right)$


FIGURE 19. DIFFERENTIAL FREQUENCY RESPONSE vs $R_{L}\left(\mathbf{1 / 2} \mathbf{I}_{\mathbf{S}}\right)$

## Typical Performance Curves (continued)



FIGURE 20. HARMONICS DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (FULL IS)


FIGURE 22. HARMONICS DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE ( $3 / 4 \mathbf{I}_{\mathbf{S}}$ )


FIGURE 24. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (1/2 $\mathbf{I}_{\mathbf{S}}$ )


FIGURE 21. HARMONICS DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (FULL IS)


FIGURE 23. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE ( $3 / 4 \mathrm{I}_{\mathrm{s}}$ )


FIGURE 25. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (1/2 $\mathbf{I}_{\mathbf{S}}$ )

## Typical Performance Curves (continued)



FIGURE 26. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (FULL IS)


FIGURE 28. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE ( $\mathbf{3} / 4 \mathrm{I} \mathrm{I}$ )


FIGURE 30. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE ( $\mathbf{1 / 2} \mathbf{I} \mathbf{I}$ )


FIGURE 27. QUIESCENT SUPPLY CURRENT vS $R_{\text {ADJ }}$


FIGURE 29. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 31. COMMON-MODE FREQUENCY RESPONSE

## Typical Performance Curves (continuod)



FIGURE 32. INPUT VOLTAGE \& CURRENT NOISE vs FREQUENCY


FIGURE 34. CHANNEL SEPARATION vs FREQUENCY


FIGURE 36. OUTPUT IMPEDANCE vs FREQUENCY


FIGURE 33. SINGLE-ENDED OUTPUT VOLTAGE NOISE vs FREQUENCY


FIGURE 35. PSRR vs FREQUENCY

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD - QFN EXPOSED DIEPAD SOLDERED TO PCB PER JESD51-5


FIGURE 37. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Applications Information

Figure 38 shows a typical application circuit for the ISL1533A as an ADSL2+ CO line driver. The driver output stage is sized to provide the full ADSL2+ CO power level of 20 dBm onto the telephone lines. The actual peak output voltages and currents depend on the transformer turn ratio. The ISL1533A is designed to support 450 mA of output current, which exceeds the level required for 1:1 transformer ratio.


FIGURE 38. TYPICAL ADSL CO LINE DRIVER

## Power Control Function

Two forms of power control operation are available:

- Digital input supply current control.
- Resistor from $I_{A D J}$ to ground


## CONTROLLING THE SUPPLY CURRENT WITH THE DIGITAL INPUTS

Two digital inputs, $\mathrm{C}_{0}$ and $\mathrm{C}_{1}$, can control the supply current of the ISL1533A drive amplifiers. The $\mathrm{C}_{0}$ and $\mathrm{C}_{1}$ inputs are designed to pull high initially. Float these inputs to set the device in disable mode.

As the supply current is reduced, the ISL1533A starts to exhibit slightly higher levels of distortion and the frequency response is limited. The ISL1533A's four power modes are set up as shown in Table 1.

TABLE 1. ISL1533A POWER MODES

| $C_{1}$ | $C_{0}$ | OPERATION |
| :---: | :---: | :--- |
| 0 | 0 | $I_{S}$ Full Power Mode |
| 0 | 1 | $3 / 4 I_{S}$ Power Mode |
| 1 | 0 | $1 / 2 I_{S}$ Power Mode |
| 1 | 1 | Power-Down |

## CONTROLLING POWER CONSUMPTION WITH A RESISTOR

Another method for controlling the power consumption of the ISL1533A is to connect a resistor from the $I_{\text {ADJ }}$ pin to ground.

When the $I_{A D J}$ pin is grounded (the normal state), the supply current per channel is as shown in the "SUPPLY
CHARACTERISTICS" on page 4 of the "Electrical Specifications" table. When a resistor is inserted, the supply current is scaled according to Figure 27 on page 10 of the "Typical Performance Curves". Both methods of power control can be used simultaneously. In this case, positive and negative supply currents (per Ampere) are given by Equation 1.
$\mathrm{I}_{\mathrm{S}^{+}}=0.34 \mathrm{~mA}+\frac{5.06 \mathrm{~mA}}{1+\left(\mathrm{R}_{\mathrm{SET}} / 1300\right)} \mathrm{x}$
$\left(3 / 4 \overline{\mathrm{C}_{1}}+1 / 2 \overline{\mathrm{C}_{0}}-\overline{\mathrm{C}_{1}} \times \overline{\mathrm{C}_{0}} \times 1 / 4\right)$
$I_{S^{-}}=\frac{-5.06 \mathrm{~mA}}{1+\left(\mathrm{R}_{\mathrm{SET}} / 1300\right)} \mathrm{x}$
$\left(3 / 4 \overline{\mathrm{C}_{1}}+1 / 2 \overline{\mathrm{C}_{0}}-\overline{\mathrm{C}_{1}} \times \overline{\mathrm{C}_{0}} \times 1 / 4\right)$

## Feedback Resistor Value

The bandwidth and peaking of the amplifiers varies with feedback and gain settings. The feedback resistor values can be adjusted to produce an optimal frequency response. Table 2 shows the recommended resistor values that produce an optimal driver frequency response (1dB of peaking).

TABLE 2. OPTIMUM DRIVER FEEDBACK RESISTOR FOR VARIOUS GAINS

| SUPPLY VOLTAGE | DRIVER VOLTAGE GAIN |  |
| :---: | :---: | :---: |
|  | 5 | 10 |
| $\pm 12 \mathrm{~V}$ | 3 k | 2 k |

## Single Supply Operation in PLC Modems

Powerline Communication (PLC) modems often commonly operate from a single 12 V supply while using only one amplifier pair. Figure 39 shows the necessary circuit configuration for one amplifier pair operation.

To ensure symmetrical operation, all non-inverting amplifier inputs are DC-biased with $V_{S} / 2$ using the four bias resistors, $R_{B}$. $\mathrm{V}_{\mathrm{S}} / 2$ is generated from $\mathrm{V}_{\mathrm{S}}$ from the voltage divider resistors, $\mathrm{R}_{\mathrm{D}}$. The Drive-Enable pin ( $\overline{\mathrm{DE}}$ ) of the local controller or Analog Front End (AFE) controls the bias control inputs, COAB and C1AB, of the active differential pair, consisting of amplifiers $A$ and $B$. The bias inputs, COCD and C1CD, are left open to disable the amplifiers C and D .

Note: COCD and C1CD are internally pulled high.
The outputs of amplifiers $A$ and $B$ are configured for the desired signal gain using $R_{F}$ and $R_{G}$. The outputs of amplifiers $C$ and $D$ are configured for unity gain using only $\mathrm{R}_{\mathrm{F}}$. The external circuitry around amplifiers $C$ and $D$ defines a solid operating point that prevents the amplifiers from oscillating.
The single 12 V supply represents a $50 \%$ reduction of the rated typical $\pm 12 \mathrm{~V}$ and causes the amplifier bias currents to drop. For best performance, increase these bias currents by applying a negative bias voltage ( $\mathrm{V}_{\text {Bias }}$ ) from the resistor, $\mathrm{R}_{\text {ADJ }}$, to the IADJ input. See Figure 40.


FIGURE 39. SINGLE SUPPLY OPERATION OF ONE AMPLIFIER PAIR


FIGURE 40. INCREASING BIAS CURRENTS FOR LOW SUPPLY VOLTAGE OPERATION

Revision History The eresision nistory provided is for intormational purposes only and is believed to be accurate, but rot waranted. Visit our website to make sure that you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| Jan 31, 2019 | FN8648.2 | Added "Single Supply Operation in PLC Modems" section on page 13. <br> Updated disclaimer. |
| Sep 17, 2018 | FN8648.1 | Added Related Literature section on page 1. <br> Added Tape and Reel column to Ordering Information table on page 2. <br> Changed $\theta_{\mathrm{JA}}$ from 39 to 37 and $\theta_{\mathrm{JA}}$ from 4.5 to 2.5 on page 4. <br> Updated Power Control Function section on page 12. <br> Changed package outline drawing from L24.4x5F-A to L24.4x5F. <br> Updated new disclaimer. <br> Removed About Intersil section. |
| May 9,2014 | FN8648.0 | Initial Release |

## Package Outline Drawing

L24.4x5F
24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 0, 5/14


TYPICAL RECOMMENDED LAND PATTERN

For the most recent package outline drawing, see $\underline{L 24.4 \times 5 F}$.


NOTES:

1. Dimensions are in millimeters.

Dimensions in () are for Reference Only.
2. Dimensioning and tolerancing conform to ASMEY14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.20 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.
(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

