



COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET

Product Summary

Device	BV _{DSS}	R _{DS(on) MAX}	I _{D MAX} @T _A = +25°C
01	0.45Ω @ $V_{GS} = 4.5V$		0.75A
Q1 20V	0.6Ω @ V_{GS} = $2.5V$	0.65A	
Q2 -20V		0.75Ω @ $V_{GS} = -4.5V$	-0.6A
Q2	-20V	1.05Ω @ V _{GS} = -2.5V	-0.5A

Description

This new generation MOSFET is designed to minimize on-state resistance (R_{DS(on)}), yet maintain superior switching performance, making it ideal for high-efficiency power management applications.

Applications

- Battery-Operated Systems and Solid-State Relays
- Drivers: Relays, Solenoids, Lamps, Hammers, Displays, Memories, Transistors, etc.
- Power Supply Converter Circuits

Features and Benefits

- Low On-Resistance
- Low Gate Threshold Voltage
- Low Input Capacitance
- Fast Switching Speed
- Low Input/Output Leakage
- Complementary Pair MOSFET
- Ultra-Small Surface Mount Package
- **ESD-Protected**
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/

Mechanical Data


- Case: SOT363
- Case Material: Molded Plastic, "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Matte Tin Finish Annealed over Alloy 42 Leadframe (Lead Free Plating). Solderable per MIL-STD-202, Method 208 @3
- Terminal Connections: See Diagram
- Weight: 0.006 grams (Approximate)




Ordering Information (Note 4)









Top View


Don't Number	Coop	Deskening
Part Number	Case	Packaging
DMC2710UDW-7	SOT363	3000/Tape & Reel
DMC2710UDW-13	SOT363	10000/Tape & Reel

Q1 N-Channel

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

Marking Information



HX7 = Product Type Marking Code YM or YM= Date Code Marking Y or \overline{Y} = Year (ex: I = 2021) M = Month (ex: 9 = September)

Date Code Key

Year	2018		2021	2022	2023	2024	2025	2026	2027	2028	2029	2030
Code	F			J	K	L	М	N	0	Р	R	S
	1											
	_			_		_		A	0	0-4	NI	D
Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec



Maximum Ratings (@ T_A = +25°C, unless otherwise specified.)

Characteris	Symbol	Q1 Value	Q2 Value	Unit		
Drain-Source Voltage	V _{DSS}	20	-20	V		
Gate-Source Voltage			V _{GSS}	±6	±6	V
Continuous Drain Current (Note 6) N-Channel: V _{GS} = 4.5V P-Channel: V _{GS} = -4.5V	Steady State	T _A = +25°C T _A = +70°C	I _D	0.75 0.6	-0.6 -0.47	А
Maximum Continuous Body Diode Forward C	Is	0.5	-0.4	Α		
Pulsed Drain Current (10μs Pulse, Duty Cycle	e = 1%)		I _{DM}	5	-2.5	Α

Thermal Characteristics (@ T_A = +25°C, unless otherwise specified.)

Characteristic		Symbol	Value	Unit
Total Power Dissipation (Note 5)	T _A = +25°C	P_{D}	0.29	W
Thermal Resistance, Junction to Ambient (Note 5)	Steady State	$R_{\theta JA}$	433	°C/W
Total Power Dissipation (Note 6)	T _A = +25°C	P_{D}	0.38	W
Thermal Resistance, Junction to Ambient (Note 6)	Steady State	$R_{\theta JA}$	325	°C/W
Operating and Storage Temperature Range		$T_{J_i} T_{STG}$	-55 to +150	°C

Electrical Characteristics N-CHANNEL - Q1 (@ TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 7)						
Drain-Source Breakdown Voltage	BV _{DSS}	20	_	_	V	$V_{GS} = 0V, I_D = 250\mu A$
Zero Gate Voltage Drain Current @T _C = +25°C	I _{DSS}	_	_	100	nA	V _{DS} =20V, V _{GS} = 0V
Gate-Source Leakage	I _{GSS}	_	_	±1.0	μA	$V_{GS} = \pm 4.5 V, V_{DS} = 0 V$
ON CHARACTERISTICS (Note 7)						
Gate Threshold Voltage	$V_{GS(th)}$	0.5	_	1.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
			0.18	0.45		V_{GS} = 4.5V, I_{D} = 600mA
Static Drain-Source On-Resistance	R _{DS(on)}	_	0.21	0.6	Ω	V _{GS} = 2.5V, I _D = 500mA
		,	0.26	0.75		V _{GS} = 1.8V, I _D = 350mA
Diode Forward Voltage (Note 7)	V _{SD}	_	0.7	1.2	V	V _{GS} = 0V, I _S = 150mA
DYNAMIC CHARACTERISTICS (Note 8)						
Input Capacitance	C _{iss}	_	42	_	pF	
Output Capacitance	Coss	_	13	_	pF	V _{DS} = 16V, V _{GS} = 0V f = 1.0MHz
Reverse Transfer Capacitance	C _{rss}	_	6.5	_	pF	1 = 1.0lvii 12
Total Gate Charge	Qg	_	0.6	_	nC	
Gate-Source Charge	Q_{gs}	_	0.1	_	nC	V_{GS} = 4.5V, V_{DS} = 10V, I_{D} = 250mA
Gate-Drain Charge	Q_{gd}	_	0.1	_	nC	1D - 230IIIA
Turn-On Delay Time	t _{D(on)}	_	4.9	_	ns	-40\\ -45\\
Turn-On Rise Time	t_R	_	3.1	_	ns	$V_{DD} = 10V, V_{GS} = 4.5V,$
Turn-Off Delay Time	$t_{D(off)}$	_	386	_	ns	$R_L = 47\Omega, R_g = 10\Omega$ $I_D = 200mA$
Turn-Off Fall Time	t_F	_	174	_	ns	1D - 20011IA
Reverse Recovery Time	t _{RR}	_	88	_	ns	L = 1A di/dt = 100A/us
Reverse Recovery Charge	Q _{RR}	_	29	_	nC	I _F = 1A, di/dt = 100A/μs

 Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.
 Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.
 Short duration pulse test used to minimize self-heating effect. Notes:

8. Guaranteed by design. Not subject to production testing.




Electrical Characteristics P-CHANNEL – Q2 (@ T_A = +25°C, unless otherwise specified.)

Characteristic		Symbol	Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 7)							
Drain-Source Breakdown Voltage		BV _{DSS}	-20	1	1	٧	$V_{GS} = 0V, I_D = -250\mu A$
Zero Gate Voltage Drain Current	@T _C = +25°C	I _{DSS}	_	1	-100	nA	V _{DS} = -20V, V _{GS} = 0V
Gate-Source Leakage		I _{GSS}	_	_	±2.0	μA	V _{GS} = ±4.5V, V _{DS} = 0V
ON CHARACTERISTICS (Note 7)							
Gate Threshold Voltage		V _{GS(th)}	-0.5	_	-1.0	V	$V_{DS} = V_{GS}$, $I_D = -250\mu A$
				0.48	0.75		$V_{GS} = -4.5V$, $I_D = -430mA$
Static Drain-Source On-Resistance		R _{DS(on)}	_	0.6	1.05	Ω	$V_{GS} = -2.5V$, $I_D = -300mA$
				0.76	1.5		V _{GS} = -1.8V, I _D = -150mA
Diode Forward Voltage (Note 7)		V _{SD}	_	-0.7	-1.2	V	V _{GS} = 0V, I _S = -150mA
DYNAMIC CHARACTERISTICS (Note 8)							
Input Capacitance		C _{iss}	_	49	_	pF	
Output Capacitance		Coss	_	12	_	pF	V _{DS} = -16V, V _{GS} = 0V, f = 1.0MHz
Reverse Transfer Capacitance		C _{rss}	_	3.4	_	pF	1 – 1.01/11/12
Total Gate Charge		Q_g	_	0.7	_	nC	
Gate-Source Charge		Q_{gs}	_	0.1	_	nC	$V_{GS} = -4.5V, V_{DS} = -10V,$
Gate-Drain Charge		Q _{gd}	_	0.1	_	nC	I _D = -250mA
Turn-On Delay Time		t _{D(on)}	_	16	_	ns	
Turn-On Rise Time		t _R	_	15	_	ns	$V_{DS} = -10V, V_{GS} = -4.5V,$
Turn-Off Delay Time		t _{D(off)}	_	213	_	ns	$R_g = 10\Omega, R_L = 47\Omega$ $I_D = -200 \text{mA}$
Turn-Off Fall Time		t _F	_	89	_	ns	10200IIA
Reverse Recovery Time		t _{RR}	_	10.5	_	ns	L - 40 di/dt - 4000///-
Reverse Recovery Charge		Q _{RR}	_	1.8	_	nC	I _F = 1A, di/dt = 100A/μs


7. Short duration pulse test used to minimize self-heating effect. 8. Guaranteed by design. Not subject to production testing. Notes:



Typical Characteristics - N-CHANNEL



V_{DS}, DRAIN-SOURCE VOLTAGE (V) Figure 1. Typical Output Characteristic



I_D, DRAIN-SOURCE CURRENT (A) Figure 3. Typical On-Resistance vs. Drain Current and Gate Voltage





Figure 5. Typical On-Resistance vs. Drain Current and Junction Temperature



 $V_{\rm GS}$, GATE-SOURCE VOLTAGE (V) Figure 2. Typical Transfer Characteristic




Figure 4. Typical Transfer Characteristic




Figure 6. On-Resistance Variation with Junction Temperature



Typical Characteristics - N-CHANNEL (continued)




Figure 7. On-Resistance Variation with Junction Temperature




Figure 9. Diode Forward Voltage vs. Current




Figure 11. Gate Charge




Figure 8. Gate Threshold Variation vs. Junction Temperature




Figure 10. Typical Junction Capacitance





Figure 12. SOA, Safe Operation Area



Typical Characteristics - P-CHANNEL






Figure 15. Typical On-Resistance vs. Drain Current and Gate Voltage






Figure 17. Typical On-Resistance vs. Drain Current and Temperature





2 1.8 R_{DS(ON)}, DRAIN-SOURCE ON-RESISTANCE (NORMALIZED) $V_{GS} = -4.5V, I_D = -430mA$ 1.6 1.4 1.2 1 $V_{GS} = -2.5V, I_{D} = -300 \text{mA}$ 8.0 0.6 $V_{GS} = -1.8V, I_{D} = -150mA$ 0.4 50 75 100 125 -50 T_J, JUNCTION TEMPERATURE (°C)

Figure 18. On-Resistance Variation with Temperature



Typical Characteristics - P-CHANNEL (continued)




Figure 19. On-Resistance Variation with Temperature






Figure 21. Diode Forward Voltage vs. Current



 $V_{\mbox{\footnotesize GS(TH)}}, \mbox{\footnotesize GATE THRESHOLD VOLTAGE (V)}$ 1.2 0.9 $I_D = -250 \mu A$ 0.6 0.3 0 -50 -25 25 50 75 125 150 100 T_{.i}, JUNCTION TEMPERATURE (°C)

Figure 20. Gate Threshold Variation vs. JunctionTemperature



10 =100µs R_{DS(ON)} Limited =1ms DRAIN CURRENT (A) w =10ms 1 =100ms $P_W = 1s$ $T_{J(Max)} = 150 \degree C$ T_C ث_ $T_{\rm C} = 25^{\circ}$ Single Pulse DC DUT on 1*MRP Board 0.01 0.1 100 V_{DS}, DRAIN-SOURCE VOLTAGE (V)

Figure 24. SOA, Safe Operation Area








Figure 25. Transient Thermal Resistance



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.






SOT363							
Dim	Min	Max	Тур				
A1	0.00	0.10	0.05				
A2	0.90	1.00	0.95				
b	0.10	0.30	0.25				
С	0.10	0.22	0.11				
D	1.80	2.20	2.15				
Е	2.00	2.20	2.10				
E1	1.15	1.35	1.30				
е	C	.650 E	SC				
F	0.40	0.45	0.425				
L	0.25	0.40	0.30				
а	0°	8°					
All I	Dimen	sions	in mm				

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

SOT363

SOT363



Dimensions	Value
Dillielisiolis	(in mm)
С	0.650
G	1.300
Х	0.420
Y	0.600
V1	2 500



IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com