



### 280Mb/s Bi-directional Level Translator for Push-Pull Applications

#### **Features**

- → 0.85V to 2.7V on A Port and 1.35V to 3.6V on B Port
- → VCCA may be greater than, equal to, or less than VCCB
- → High-Speed with 280 Mb/s Guaranteed Date Rate
- → 30 pF Capacitive Drive Capability
- → Low Bit-to-Bit Skew
- → Overvoltage Tolerant Enable and I/O Pins
- → Non-preferential Power-Up Sequencing
- → Power-Off Protection
- → 2KV HBM ESD Protection
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/

→ Packaging (Pb-free & Green): TA6 (SOT23)

### **Applications**

- → Mobile Phones, PDAs
- → Other Portable Devices

### **Description**

The PI4ULS3V501 is a 1-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V501 offers the feature that the values of the VCCB and VCCA supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V501 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V501 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

PI4ULS3V501 is 2 kV System-Level ESD Capable.

### **Block Diagram**





Figure 1: Block Diagram








# **Pin Configuration**



# **Pin Description**

Pin#	Pin Name	Type	Description	
1	A	I/O	put/output A. Referenced to VCCA.	
2	GND	GND	ound.	
3	VccA	Power	A-port supply voltage. $0.85V \le VCCA \le 2.7 V$	
4	VccB	Power	-port supply voltage.1.35 V $\leq$ VCCB $\leq$ 3.6 V	
5	В	I/O	Input/output B. Referenced to VCCB	
6	EN	Input	Output enable (active High). Pull EN low to place all outputs in 3-state mode.	







### **Maximum Ratings**

Storage Temperature	-65°C to +150°C
DC Supply Voltage port B	-0.5V to +4.6V
DC Supply Voltage port A	-0.5V to+3.6V
Vi(A) referenced DC Input / Output Voltage	-0.5V to +3.6V
Vi(B) referenced DC Input / Output Voltage	0.5V to+4.6V
Enable Control Pin DC Input Voltage	-0.5V to+3.6V
DC Input Diode Current(V <sub>I</sub> <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Output Diode Current(V <sub>0</sub> <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Supply Current through V <sub>CCB</sub>	±100mA
DC Supply Current through $V_{CCA}$	±100mA
DC Ground Current through Ground Pin	±100mA


#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended Operation Conditions** 

Symbol	Par	Min	Тур	Max	Unit	
$V_{CCA}$	A-side Positive DC Supply Volta	0.85	-	2.7	V	
$V_{CCB}$	B-side Positive DC Supply Volta	1.35	-	3.6	V	
$V_{\rm I}$	Enable Control Pin Voltage		GND	-	2.7	V
17	B 1 1/0 1 1 1 1 1 1 1	I/O A	GND	-	2.7	V
$V_{IO}$	Bus Input/Output Pin Voltage	I/O B	GND	-	3.6	V
$T_A$	Operating Temperature Range	-40	-	+85	°C	
At/Av	Input Transition Rise or Rate, $V_I$ , $V_{IO}$ from 30% to 70% of $V_{CC}$ ; $V_{CC}$ = 3.3 V $\pm$ 0.3 V		0	-	10	ns







### **DC Electrical Characteristics**

Sym	Parameter	Test Conditions*1	${ m V_{CCB}}^{*2}\left({ m V} ight)$	V *3(V)	-40°C to +85°C			Unit
Sym				CCB ( CCA ( )		Typ*4	Max	Cint
$\boldsymbol{V}_{IHB}$	B port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V <sub>CCB</sub>	-	-	V
$V_{ILB}$	B port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	-	1/3* V <sub>CCB</sub>	V
$V_{\text{IHA}}$	A port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V <sub>CCA</sub>	ı	i	V
$V_{ILA}$	A port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	1	1/3 * V <sub>CCA</sub>	V
$V_{IH}^{*5}$	Control Pin Input HIGH Voltage	$T_A = +25$ °C	1.35-3.6	0.85-2.7	2/3*V <sub>CCA</sub>	-	1	V
$V_{IL}^{*5}$	Control Pin Input LOW Voltage	$T_A = +25$ °C	1.35-3.6	0.85-2.7	=	=	1/3 * V <sub>CCA</sub>	V
$V_{OHB}$	B port Output HIGH Voltage	B port source current = $20\mu A$	1.35-3.6	0.85-2.7	0.9*V <sub>ССВ</sub>	-	-	V
$V_{OLB}$	B port Output LOW Voltage	B port sink current = 20μA	1.35-3.6	0.85-2.7	-	-	0.2	V
$V_{\mathrm{OHA}}$	. 010080	A port source current= 20μA	1.35-3.6	0.85-2.7	0.9*V <sub>CCA</sub>	-	-	V
$V_{\text{OLA}}$	A port Output LOW Voltage	A port sink current = $20\mu$ A	1.35-3.6	0.85-2.7	-	-	0.2	V
$I_{QVB}$	V <sub>CCB</sub> Supply Current	$EN = V_{CCA}, I_O = 0A,$	1.35-3.6	0.85-2.7	-	-	1.5	μA
$I_{QVA}$	V <sub>CCA</sub> Supply Current	(I/O_B= 0V or $V_{CCB}$ , I/O_A= float) or (I/O_B = float, I/O_A = 0V or $V_{CCA}$ )	1.35-3.6	0.85-2.7	-	-	1	μA
	B port Tristate Output Mode Supply Current	$T_A$ =+25 °C, EN=0V ( I/O_B = 0V or V <sub>CCB</sub> , I/O_A = float)	1.35-3.6	0.85-2.7	-	-	1.5	μA
$I_{\text{TS-A}}$	A port Tristate Output Mode Supply Current	A port Tristate Output or		0.85-2.7	-	-	0.5	μA
I <sub>OZ</sub>	I/O Tristate Output Mode Leakage Current	$T_A = +25$ °C, EN= 0V	1.35-3.6	0.85-2.7	-	-	±1	μΑ
$I_{I}$	Control Pin Input $T_A = +25$ °C		1.35-3.6	0.85-2.7	-	-	±1	μΑ
	Down Off Laster		0	0	-	-	2	
$I_{OFF}$	Power Off Leakage Current	$I/O_B = 0$ to 3.6V, $I/O_A = 0$ to 2.5V	1.35-3.6	0	-	Ī	2	μA
	Current		0	0.85-2.7	-	-	2	

#### Note:

<sup>1.</sup> Normal test conditions are  $V_I$ = 0 V,  $C_{IOB}$   $\leq$  15 pF and  $C_{IOA}$  $\leq$  15 pF, unless otherwise specified.

<sup>2.</sup> V<sub>CCB</sub> is the supply voltage associated with the I/O B port, and B ranges from +1.35V to 3.6V under normal operating conditions.

3. V<sub>CCA</sub> is the supply voltage associated with the I/O A port, and A ranges from +0.85V to 2.7V under normal operating conditions.

4. Typical values are for V<sub>CCB</sub> = +2.8V, V<sub>CCA</sub> = +1.8V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design. 5. When  $V_{CCA}$  < 1.0V ,  $V_{IH}$  is 0.75\* $V_{CCA}$  (Min) ,  $V_{IL}$  is 0.25\* $V_{CCA}$ (Max)





### **AC Electrical Characteristics**

Symbol	Parameter	Test Conditions*1	$V_{CCB}(V)^{*2}$	$V_{CCA}(V)^{*3}$	<b>-40°C to +85°C</b>			Unit
Symbol	Parameter	Test Conditions	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Min	Typ*4	Max	Omt
t <sub>R-B</sub> I/O B Rise	I/O D Dies Time	C = 15 pE	1.35 - 3.6	0.85 - 2.7	1	1.4	8.5	ns
	I/O B Rise Time	$C_{IOB} = 15 pF$	2.5 - 3.6	1.8 - 2.7	ı	1.4	3.5	
4	I/O B Fall Time	C 15 -E	1.35 - 3.6	0.85 - 2.7	ı	1.2	8.5	ne
$t_{F-B}$	I/O B Fall Tille	$C_{IOB} = 15 pF$	2.5 - 3.6	1.8 - 2.7	-	1.2	3.5	ns
f	I/O A Rise Time	$C_{IOA} = 15 pF$	1.35 - 3.6	0.85 - 2.7	-	1.3	8.5	
t <sub>R-A</sub>	1/O A Rise Time	C <sub>IOA</sub> = 13 pr	2.5 - 3.6	1.8 - 2.7	-	1.3	3.5	ns
t	I/O A Fall Time	$C_{IOA} = 15 pF$	1.35 - 3.6	0.85 - 2.7	-	1.6	8.5	ns
$\mathbf{t}_{\mathrm{F-A}}$	1/O711 an Time	C <sub>IOA</sub> = 13 pr	2.5 - 3.6	1.8 - 2.7	-	1.6	3.5	113
$Z_{OB}$	I/O B One–Shot Output Impedance	*5	1.5 2.5 3.6	0.9 - 2.5	-	37 20 15	- - -	Ω
$Z_{OA}$	I/O A One-Shot Out- put Impedance	*5	1.5 – 3.3	1.5 1.8 3.6	-	52 17 15	- - -	Ω
		C 15 E	1.35 - 3.6	0.85 - 2.7	-	-	35	
•	Propagation Delay	$C_{IOB} = 15 pF$	2.5 - 3.6	1.8 - 2.7	-	-	10	1
t <sub>PD_A-B</sub>	(Driving I/O B)	$C_{IOB} = 30 \text{ pF}$	1.35 - 3.6	0.85 - 2.7	-	-	35	ns
			2.5 - 3.6	1.8 - 2.7	1	-	10	
	Propagation Delay (Driving I/O AL)	$C_{IOA} = 15 \text{ pF}$ $C_{IOA} = 30 \text{ pF}$	1.35 - 3.6	0.85 - 2.7	1	-	35	ns
t			2.5 - 3.6	1.8 - 2.7	-	=	10	
$t_{PD\_B-A}$			1.35 - 3.6	0.85 - 2.7	-	-	35	
			2.5 - 3.6	1.8 - 2.7	-	-	10	
$t_{SK}$	Channel-to-Channel Skew	$C_{IOB} = 15 pF, C_{IOA} = 15 pF^{*5}$	1.35 - 3.6	0.85 - 2.7	-	-	0.15	ns
t (t )		$C_{IOB} = 15pF, I/O\_A = V_{CCA}$	1.35 - 3.6	0.85 - 2.7	-	240	400	ns
$t_{EN-B}(t_{PZH})$	I/O_B Output Enable	C <sub>IOB</sub> = 15p1, 1/O_71 = VCCA	2.5 - 3.6	1.8 - 2.7	-	-	160	ns
$t_{EN-B}(t_{PZL})$	Time	$C_{IOB} = 15pF, I/O_A = 0V$	1.35 - 3.6	0.85 - 2.7	-	80	150	ns
EN-B (-PZL)		108 1 / =	2.5 - 3.6	1.8 - 2.7	-	- 120	130	ns
$t_{\text{EN-A}}(t_{\text{PZH}})$	1/0 1 0 1 T 11	$C_{IOA} = 15pF$ , $I/O\_B = V_{CCB}$	1.35 - 3.6	0.85 - 2.7	-	130	250 160	ns
	I/O_A Output Enable Time		2.5 - 3.6 1.35 - 3.6	1.8 - 2.7 0.85 - 2.7	-	100	200	ns ns
$t_{\text{EN-A}}(t_{\text{PZL}})$	Time	$C_{IOA} = 15pF$ , $I/O\_B = 0V$	2.5 - 3.6	1.8 - 2.7		-	130	ns
		1	1.35 - 3.6	0.85 - 2.7	_	_	210	ns
$t_{DIS-B}(t_{PHZ})$	I/O_B Output Disable		2.5 - 3.6	1.8 - 2.7	=	-	210	ns
<b>4</b> () .	Time	C <sub>IOB</sub> = 15pF, I/O_A = 0V	1.35 - 3.6	0.85 - 2.7	=	-	175	ns
$t_{DIS-B}(t_{PLZ})$			2.5 - 3.6	1.8 - 2.7	-	-	175	ns
t (t )		$C_{IOA} = 15pF, I/O\_B = V_{CCB}$ $C_{IOA} = 15pF, I/O\_B = 0V$	1.35 - 3.6	0.85 - 2.7	-	-	210	ns
$t_{DIS-A}(t_{PHZ})$	I/O_A Output Disable		2.5 - 3.6	1.8 - 2.7	-	-	210	ns
$t_{DIS-A}(t_{PLZ})$	Time		1.35 - 3.6	0.85 - 2.7	-	-	175	ns
DIO II ( PLL)		IOA I / _	2.5 - 3.6	1.8 - 2.7	100	-	175	ns
		$C_{IO} = 15pF$	1.35 - 3.6 2.5 - 3.6	0.85 - 2.7 1.8 - 2.7	133 280	-	-	mbps
MDR	Maximum Data Rate		1.35 - 3.6	0.85 - 2.7	80	-	-	mbps mbps
		$C_{IO} = 30pF$	2.5 - 3.6	1.8 - 2.7	200	-	_	mbps

### **Notes:**

- Normal test conditions are V<sub>I</sub>= 0 V, C<sub>IOB</sub> ≤ 15 pF and C<sub>IOA</sub> ≤ 15 pF, unless otherwise specified.
   V<sub>CCB</sub> is the supply voltage associated with the I/O B port, and B ranges from +1.35 V to 3.6V under normal operating conditions.
   V<sub>CCA</sub> is the supply voltage associated with the I/O A port, and A ranges from +0.85 V to 2.7V under normal operating conditions.
   Typical values are for B = +2.8 V, A = +1.8 V and T<sub>A</sub> = +25 °C. All units are production tested at T<sub>A</sub> = +25 °C. Limits over the operating temperature range are guaranteed by design.
- 5. Guaranteed by design.



#### A Product Line of **Diodes Incorporated**



**PI4ULS3V501** 

**Power Consumption** (T<sub>A</sub> =25°C)

Symbol*1	Parameter	Test Conditions	$V_{CCB}(V)^{*2}$	$V_{CCA}(V)^{*3}$	Typ*4	Unit
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C <sub>PD_VCCA</sub>	B = Input port, A = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C <sub>PD_VCCB</sub>	B = Input port, A = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
C <sub>PD_VCCA</sub>	B = Input port, A = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
	A = Input port, B = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
C <sub>PD_VCCB</sub>	B = Input port, A = Output Port	$C_{Load} = 0$ , $f = 1MHz$ , EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF

#### Notes:


<sup>1.</sup>  $C_{PD\_VCCA}$  and  $C_{PD\_VCCB}$  are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the A and B power supplies, respectively.  $I_{CC} = I_{CC}$  (dynamic) +  $I_{CC}$  (static)  $\approx I_{CC}$  (operating)  $\approx CPD \times VCC \times f_{IN} \times N_{SW}$  where  $I_{CC} = I_{CC\_VCCB} + I_{CC\_VCCA}$  and NSW = total number of

V<sub>CCB</sub> is the supply voltage associated with the I/O B port, and V<sub>CCB</sub> ranges from +1.35V to 3.6V under normal operating conditions.

 $V_{CCA}$  is the supply voltage associated with the I/O A port, and  $V_{CCA}$  ranges from +0.8 V to 2.7V under normal operating conditions. Typical values are at  $T_A = +25$  °C.



### **Test Circuits**






Figure 2. Driving A Test Circuit

Figure 3. Driving B Test Circuit





Figure 4. Definition of Timing Specification Parameters



Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	2 x V*

 $C_L$  = 15 pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 50 k  $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )  $V^*$  =  $V_{AO}$  r  $V_B$  for A or B measurements,

respectively.

Figure 5. Test Circuit for Enable/Disable Time Measurement








Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

# **Typical Applications**





Figure 7. Typical Application Circuit








Figure 9 Application Example for A > B







### **Functional Description**

The PI4ULS3V501 is a 1-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V501 offers the feature that the values of the VCCB and VCCA supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V501 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V501 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

### **Application Information**

#### **Level Translator Architecture**

The PI4ULS3V501 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_{CCA}$  and VCCB, which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O VCCA to the I/O VCCB ports, input signals referenced to the VCCA supply are translated to output signals with a logic level matched to VCCB. In a similar manner, the I/O VCCB to I/O VCCA translation shifts input signals with a logic level compatible to VCCB to an output signal matched to VCCA. The PI4ULS3V501 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

#### **Input Driver Requirements**

Auto-sense translators such as the PI4ULS3V501 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 3mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage. Enable Input (EN) The PI4ULS3V501 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O VCCB and I/O VCCA pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the VCCA supply and has Over-Voltage Tolerant (OVT) protection.

#### **Uni-Directional versus Bi-Directional Translation**

The PI4ULS3V501 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

### **Power Supply Guidelines**

The values of the VCCA and VCCB supplies can be set to anywhere in range 0.85-2.7V and 1.35-3.6V. Design flexibility is maximized because VCCA may be either greater than or less than the VCCB supply. In contrast, the majority of the competitive auto sense translators have a restriction that the value of the VCCA supply must be equal to less than (VCCB - 0.4) V. The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O VCCB and I/O VCCA pins are in the high impedance state if either supply voltage is equal to 0V. For optimal performance, 0.01 to 0.1µF decoupling capacitors should be used on the VCCA and VCCB power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces. The







PI4ULS3V501 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (VCCA or VCCB = 0V). This feature causes all of the I/O pins to be in the power saving high impedance state.

## **Part Marking**

sEYWZ

sE: PI4ULS3V501TAE Y: Date Code (Year) W: Date Code (Workweek) Z: Die Rev

Bote: Vertical line in front of the 1st "\*" means Pin 1








# **Packaging Mechanical:**

6-SOT23 (TA)



16-0082

### For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

### **Ordering Information**

Part Numbers	Package Code	Package Description
PI4ULS3V501TAEX	TA	6-Pin, Small Outline Transistor Plastic Package (SOT23)

#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel







#### IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com