

USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications

Features

- USB 2.0 compliant (high speed and full speed)
- R_{ON} is 4.0 Ω typical @ $V_{DD} = 3.0V$
- Low bit-to-bit skew
- Low Crosstalk: -33dB @ 480 Mbps
- Off Isolation: -40dB @ 480 Mbps
- Near-Zero propagation delay: 250ps
- Switching speed: 9ns
- Channel On Capacitance: 5.5pF
- V_{DD} Operating Range: 2.7V to 4.2V $\pm 10\%$
- Data pin I/O ESD: 8kV contact
- -0.5dB BW of 300MHz
- I/O pins have over-voltage protection and can tolerate a short to V_{bus} as long as resistor/diode is added between 3.3V power rail and Pericom's V_{DD}
- Packaging (Pb-free & Green):


10-contact UQFN, 1.4mm x 1.8mm x 0.5mm (ZME10)

10-contact TQFN, 1.3mm x 1.6mm x 0.75mm (ZLE10)

Application

- Routes signals for USB 2.0
- Hand-held devices

Block Diagram



Truth Table

SEL	\overline{OE}	Y+	Y-
X	H	Hi-Z	Hi-Z
L	L	M+	M-
H	L	D+	D-


Description

The PI3USB102 is a single differential channel 2:1 multiplexer/demultiplexer USB 2.0 Switch. Industry leading advantages include a propagation delay of less than 250ps, resulting from its low channel resistance and I/O capacitance. The device multiplexes differential outputs from a USB Host device to one of two corresponding outputs. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew, high channel-to-channel noise isolation and is compatible with various standards, such as High Speed USB 2.0 (480 Mb/s).

The PI3USB102 offers over voltage protection per the USB 2.0 specification. With the chip powered on or off, all I/O pins can withstand a short to V_{bus} (5V $\pm 10\%$). This feature can only be offered if a 100-ohm pull up resistor is placed between V_{DD} pin to the power supply.

In situations where V_{bus} can be as high as 7V, Pericom recommends changing the resistor value from 100ohm to 200ohm. Pericom can still support over-voltage protection up to 7V, as long as the 200ohm resistor is present.

Pin Description



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +4.6V
DC Input Voltage	-0.5V to +7V
DC Output Current	120mA
Power Dissipation	0.5W

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics for USB 2.0 Switching over Operating Range

($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 3.0 - 4.4\text{V}$)

Parameter	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
V_{IH}	Input HIGH Voltage	Guaranteed HIGH level	$V_{DD} = 4.2\text{V}$	1.8		V
			$V_{DD} = 3.3\text{V}$	1.6		
V_{IL}	Input LOW Voltage	Guaranteed HIGH level			0.8	
V_{IK}	Clamp Diode Voltage	$V_{DD} = \text{Max.}, I_{IK} = -18\text{mA}$			-1.2	
I_{IH}	Input HIGH Current	$V_{DD} = \text{Max.}, V_{IH} = V_{DD}$			± 5	uA
I_{IL}	Input LOW Current	$V_{DD} = \text{Max.}, V_{IL} = \text{GND}$			± 5	
R_{ON}	Switch On-Resistance ⁽³⁾	$V_{DD} = \text{Min.}, -0.4\text{V} \leq V_{\text{input}} \leq 1.0\text{V}, I_{ON} = -40\text{mA}$		4.0	5.0	Ω
$R_{\text{FLAT(ON)}}$	On-Resistance Flatness ⁽³⁾	$V_{DD} = \text{Min.}, -0.4\text{V} \leq V_{\text{input}} \leq 1.0\text{V}, I_{ON} = -40\text{mA}$		1.5		
ΔR_{ON}	On-Resistance match from center ports to any other port ⁽³⁾	$V_{DD} = \text{Min.}, -0.4\text{V} \leq V_{\text{input}} \leq 1.0\text{V}, I_{ON} = -40\text{mA}$		0.9	2.0	
I_{OZ}	I/O leakage current when port is off	$V_{DD} = 4.3\text{V}, V_{\text{input}} = 0$ to 3.6V , switch = off, $\overline{\text{OE}} = \text{HIGH}$			± 2	uA

Notes:

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- $V_{DD} = 3.0 - 4.4\text{V}$, $T_A = 25^\circ\text{C}$ ambient and maximum loading.
- Measured by the voltage drop between D and D_n pin at indicated current through the Switch On-Resistance is determined by the lower of the voltages on the two (D, D_n) pins.

Power Supply Characteristics ($V_{DD} = 3.0 - 4.4\text{V}$)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ.	Max.	Units
I_{CC}	Quiescent Power Supply Current	$V_{DD} = \text{Max.}, \overline{\text{OE}} = \text{GND or } V_{DD}$			1	uA
		$V_{DD} = \text{Max.}, V_{\text{SEL}} = 1.3\text{V} - 2.1\text{V}$			15	uA

Notes:

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameters ⁽³⁾	Description	Test Conditions ⁽¹⁾	Typ. ⁽²⁾	Max.	Units
C_{IN}	Input Capacitance	$V_{SEL} = 0\text{V}$	2.2	3.2	pF
C_{OFF}	Switch Capacitance, Switch OFF		2.4	3.4	
C_{ON}	Switch Capacitance, Switch ON		5.5	7.0	

Dynamic Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions	Min.	Typ. ⁽²⁾	Max.	Units
X_{TALK}	Crosstalk	$R_L = 50\Omega$, $f = 240\text{MHz}$		-35		dB
O_{IRR}	OFF Isolation			-40		
BW	-3dB Bandwidth	$R_L = 50\Omega$		810		MHz
BW	-0.5dB Bandwidth	$R_L = 50\Omega$		300		MHz

Notes:

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{DD} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ ambient and maximum loading.
- This parameter is determined by device characterization but is not production tested.


Switching Characteristics

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ.	Max.	Units
t_{PD}	Propagation Delay ^(2,3)	See Test Circuit for Electrical Characteristics		0.25		ns
t_{PZH} , t_{PZL}	Line Enable Time - SEL, \overline{OE} to D(+/-), M(+/-)		0.5		50	
t_{PHZ} , t_{PLZ}	Line Disable Time - SEL, \overline{OE} to D(+/-), M(+/-)		0.5		9.0	
t_{SKC-C}	Output skew, channel-to-channel ⁽²⁾			3.5	14	ps
t_{SKb-b}	Output skew, bit-to-bit (opposite transition of the same output (t_{PHL} - t_{PLH})) ⁽²⁾			7.5	20	


Notes:

- For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Guaranteed by design.
- The switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

Test Circuit for Dynamic Electrical Characteristics



Test Circuit for Electrical Characteristics




Notes:

- C_L = Load capacitance: includes jig and probe capacitance.
- R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator
- All input impulses are supplied by generators having the following characteristics: $PRR \leq \text{MHz}$, $Z_O = 50\Omega$, $t_R \leq 2.5\text{ns}$, $t_F \leq 2.5\text{ns}$.
- The outputs are measured one at a time with on transition per measurement.

Switch Positions

Test	Switch
t_{PLZ} , t_{PZL}	6.0V
t_{PHZ} , t_{PZH}	GND
Prop Delay	Open

Switching Waveforms



Applications Information

Logic Inputs

The logic control inputs can be driven up to +3.6V regardless of the supply voltage. For example, given a +3.3V supply, the output enables or select pins may be driven low to 0V and high to 3.6V. Driving IN Rail-to-Rail® minimizes power consumption.

Power Supply Sequencing

Proper power supply sequencing is recommended for all CMOS devices. Always apply V_{DD} and GND before applying signals to input/output or control pins.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Eye Diagram Measurements




Figure 1: USB2.0 High-speed (480 Mbps) Signal Integrity Test Setup






Figure 2: USB 2.0 High Speed (480Mbps) TP1, left eye, and TP5, right eye, with PI3USB102 in the signal path while HDD is driving.


Packaging Mechanicals: 10-Contact TQFN (ZL10)



Notes:
 1) All dimensions are in millimeters
 2) Ref JEDEC: MO-220

 Semiconductor Corporation	DATE: 03/14/08
DESCRIPTION: 10-Contact, Thin Fine Pitch Quad Flat No-Lead (TQFN)	
PACKAGE CODE: ZL (ZL10)	
DOCUMENT CONTROL #: PD-2052	REVISION: B

Packaging Mechanicals: 10-Contact TuQFN (ZM10)



06-0823

Ordering Information

Ordering Code	Package Code	Package Description	Top Mark
PI3USB102ZLE	ZL	Pb-free & Green, 10-contact TQFN	XD
PI3USB102ZME	ZM	Pb-free & Green, 10-contact UQFN	XD

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding X suffix = Tape/Reel