### **Dual J-K Flip-Flop with** Reset

### High–Performance Silicon–Gate CMOS

The MC74HC73A is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has an active-low asynchronous reset.

The MC74HC73A is identical in function to the HC107, but has a different pinout.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 92 FETs or 23 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb–Free Devices

14

#### LOGIC DIAGRAM



| $J1 \xrightarrow{14} CLOCK 1 \xrightarrow{1} O$ | 12<br>Q1     | CLOC<br>RESE |
|---|--------------|--------------|
| K1  | <u>13</u> Q1 |              |
| RESET 1   |              | CLOC         |
| J2  | 9 Q2         | RESE         |
|   | 8 <u>Q2</u>  |              |
| K2 <u>10</u>                                    | Q2           |              |
| RESET 2   |              |              |



#### **FUNCTION TABLE**

| Inputs |        |   |   | Out        | puts  |
|--------|--------|---|---|------------|-------|
| Reset  | Clock  | J | Κ | Q <u>Q</u> |       |
| L      | Х      | Х | Х | L          | Н     |
| н      | $\sim$ | L | L | No C       | nange |
| н      | $\sim$ | L | Н | L          | Ĥ     |
| н      | ~_     | Н | L | н          | L     |
| н      | ~      | Н | Н | Tog        | gle   |
| н      | L      | Х | Х | No Change  |       |
| н      | Н      | Х | Х | No Change  |       |
| н      | _      | Х | Х | No C       | nange |


| CLOCK 1           | 1• | 14 | J J1     |
|-------------------|----|----|----------|
| RESET 1           | 2  | 13 | <u>0</u> |
| к1 🛙              | 3  | 12 | D Q1     |
| V <sub>CC</sub> [ | 4  | 11 | GND      |
| CLOCK 2           | 5  | 10 | ] к2     |
| RESET 2           | 6  | 9  | ] Q2     |
| J2 [              | 7  | 8  |          |
|                   |    |    | 1        |



#### **ON Semiconductor®**

www.onsemi.com

MARKING DIAGRAMS



= Year YY, Y WW, W = Work Week

G or ■ = Pb-Free Package (Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### MAXIMUM RATINGS

| Symbol           | Parameter                                       | Value                          | Unit |
|------------------|---|--------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)           | – 0.5 to + 7.0                 | V    |
| V <sub>in</sub>  | DC Input Voltage (Referenced to GND)            | – 1.5 to V <sub>CC</sub> + 1.5 | V    |
| Vout             | DC Output Voltage (Referenced to GND)           | $-0.5$ to V_CC + 0.5           | V    |
| l <sub>in</sub>  | DC Input Current, per Pin                       | ± 20                           | mA   |
| I <sub>out</sub> | DC Output Current, per Pin                      | ± 25                           | mA   |
| I <sub>CC</sub>  | DC Supply Current, $V_{CC}$ and GND Pins        | ± 50                           | mA   |
| PD               | Power Dissipation in Still Air SOIC Package†    | 500                            | mW   |
| T <sub>stg</sub> | Storage Temperature                             | – 65 to + 150                  | °C   |
| TL               | Lead Temperature, 1 mm from Case for 10 Seconds |                                | °C   |
|                  | (PSOIC Package)                                 | 260                            |      |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

+Derating — SOIC Package: - 7 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

| Symbol                             | Parameter  |   |             | Max                | Unit |
|------------------------------------|--|---|-------------|--------------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                |   | 2.0         | 6.0                | V    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) |   | 0           | V <sub>CC</sub>    | V    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             |   |             | + 125              | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | (Figure 1) V   | <sub>CC</sub> = 2.0 V<br><sub>CC</sub> = 4.5 V<br><sub>CC</sub> = 6.0 V | 0<br>0<br>0 | 1000<br>500<br>400 | ns   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

|                 |   |  | Guaranteed Limit     |                    |                    | mit                |      |
|-----------------|---|--|----------------------|--------------------|--------------------|--------------------|------|
| Symbol          | Parameter   | Test Conditions  | v <sub>cc</sub><br>v | – 55 to<br>25°C    | ≤ 85°C             | ≤ 125°C            | Unit |
| VIH             | Minimum High-Level Input<br>Voltage               | $\label{eq:Vout} \begin{split} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{split}$                                      | 2.0<br>4.5<br>6.0    | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | V    |
| V <sub>IL</sub> | Maximum Low–Level Input<br>Voltage                | $\label{eq:Vout} \begin{split} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{split}$                                      | 2.0<br>4.5<br>6.0    | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | V    |
| V <sub>OH</sub> | Minimum High–Level Output<br>Voltage              | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \le 20 \ \mu\text{A}$   | 2.0<br>4.5<br>6.0    | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | V    |
|                 |   | $ \begin{array}{ll} V_{in} = V_{IH} \text{ or } V_{IL} &  I_{out}  \leq 4.0 \text{ mA} \\  I_{out}  \leq 5.2 \text{ mA} \end{array} $                                    | 4.5<br>6.0           | 3.98<br>5.48       | 3.84<br>5.34       | 3.70<br>5.20       |      |
| V <sub>OL</sub> | Maximum Low–Level Output<br>Voltage               | $V_{in} = V_{IH} \text{ or } V_{IL}$<br>$ I_{out}  \le 20 \ \mu\text{A}$   | 2.0<br>4.5<br>6.0    | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | V    |
|                 |   | $ \begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} &  I_{\text{out}}  \leq 4.0 \text{ mA} \\  I_{\text{out}}  \leq 5.2 \text{ mA} \end{aligned} $ | 4.5<br>6.0           | 0.26<br>0.26       | 0.33<br>0.33       | 0.40<br>0.40       |      |
| l <sub>in</sub> | Maximum Input Leakage Current                     | $V_{in} = V_{CC}$ or GND   | 6.0                  | ± 0.1              | ± 1.0              | ± 1.0              | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply<br>Current (per Package) | $V_{in} = V_{CC} \text{ or GND}$<br>$I_{out} = 0 \ \mu A$  | 6.0                  | 4                  | 40                 | 80                 | μA   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### MC74HC73A

|  |   |                      | Guaranteed Limit |                        |                      |      |
|--|---|----------------------|------------------|------------------------|----------------------|------|
| Symbol                                 | Parameter   | V <sub>CC</sub><br>V | – 55 to<br>25°C  | ≤ 85°C                 | ≤ 125°C              | Unit |
| f <sub>max</sub>                       | Maximum Clock Frequency (50% Duty Cycle)<br>(Figures 1 and 4)             | 2.0<br>4.5<br>6.0    | 6.0<br>30<br>35  | 4.8<br>24<br>28        | 4.0<br>20<br>24      | MHz  |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Clock to Q or Q<br>(Figures 1 and 4)           | 2.0<br>4.5<br>6.0    | 125<br>25<br>21  | 155<br>31<br>26        | 190<br>38<br>32      | ns   |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Reset to Q or $\overline{Q}$ (Figures 2 and 4) | 2.0<br>4.5<br>6.0    | 155<br>31<br>26  | 195<br>39<br>33        | 235<br>47<br>40      | ns   |
| t <sub>TLH</sub> ,<br>t <sub>THL</sub> | Maximum Output Transition Time, Any Output<br>(Figures 1 and 4)           | 2.0<br>4.5<br>6.0    | 75<br>15<br>13   | 95<br>19<br>16         | 110<br>22<br>19      | ns   |
| C <sub>in</sub>                        | Maximum Input Capacitance   |                      | 10               | 10                     | 10                   | pF   |
|  |   |                      | Typical          | @ 25°C, V <sub>C</sub> | <sub>C</sub> = 5.0 V |      |
| C <sub>PD</sub>                        | Power Dissipation Capacitance (Per Flip–Flop)*                            |                      |                  | 35                     |                      | pF   |

#### **AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )


\* Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

#### **TIMING REQUIREMENTS** (Input t<sub>r</sub> = t<sub>f</sub> = 6 ns)

|                                 |  |                      | Gu                 | aranteed Li        | d Limit            |      |  |
|---------------------------------|--|----------------------|--------------------|--------------------|--------------------|------|--|
| Symbol                          | Parameter  | V <sub>CC</sub><br>V | – 55 to<br>25°C    | ≤ 85°C             | ≤ 125°C            | Unit |  |
| t <sub>su</sub>                 | Minimum Setup Time, J or K to Clock<br>(Figure 3)            | 2.0<br>4.5<br>6.0    | 100<br>20<br>17    | 125<br>25<br>21    | 150<br>30<br>26    | ns   |  |
| t <sub>h</sub>                  | Minimum Hold Time, Clock to J or K<br>(Figure 3)             | 2.0<br>4.5<br>6.0    | 3<br>3<br>3        | 3<br>3<br>3        | 3<br>3<br>3        | ns   |  |
| t <sub>rec</sub>                | Minimum Recovery Time, Reset Inactive to Clock<br>(Figure 2) | 2.0<br>4.5<br>6.0    | 100<br>20<br>17    | 125<br>25<br>21    | 150<br>30<br>26    | ns   |  |
| t <sub>w</sub>                  | Minimum Pulse Width, Clock<br>(Figure 1)                     | 2.0<br>4.5<br>6.0    | 80<br>16<br>14     | 100<br>20<br>17    | 120<br>24<br>20    | ns   |  |
| t <sub>w</sub>                  | Minimum Pulse Width, Reset<br>(Figure 2)                     | 2.0<br>4.5<br>6.0    | 80<br>16<br>14     | 100<br>20<br>17    | 120<br>24<br>20    | ns   |  |
| t <sub>r</sub> , t <sub>f</sub> | Maximum Input Rise and Fall Times<br>(Figure 1)              | 2.0<br>4.5<br>6.0    | 1000<br>500<br>400 | 1000<br>500<br>400 | 1000<br>500<br>400 | ns   |  |

#### MC74HC73A

#### SWITCHING WAVEFORMS








Figure 2.








\*Includes all probe and jig capacitance

Figure 4.

#### **EXPANDED LOGIC DIAGRAM**



#### **ORDERING INFORMATION**

| Device          | Package               | Shipping <sup>†</sup> |
|-----------------|-----------------------|-----------------------|
| MC74HC73ADG     | SOIC-14<br>(Pb-Free)  | 55 Units / Rail       |
| MC74HC73ADR2G   | SOIC-14<br>(Pb-Free)  | 2500 / Tape & Reel    |
| NLV74HC73ADR2G* | SOIC-14<br>(Pb-Free)  | 2500 / Tape & Reel    |
| MC74HC73ADTG    | TSSOP-14<br>(Pb-Free) | 96 Units / Tube       |
| MC74HC73ADTR2G  | TSSOP-14<br>(Pb-Free) | 2500 / Tape & Reel    |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

## DUSEM

0.068

0.019

0.344

0.244



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-14 CASE 751A-03 ISSUE L

#### DATE 03 FEB 2016

| STYLE 1:<br>PIN 1. COMMON CATHODE<br>2. ANODE/CATHODE<br>3. ANODE/CATHODE<br>4. NO CONNECTION<br>5. ANODE/CATHODE<br>6. NO CONNECTION<br>7. ANODE/CATHODE<br>8. ANODE/CATHODE<br>9. ANODE/CATHODE<br>10. NO CONNECTION<br>11. ANODE/CATHODE<br>12. ANODE/CATHODE<br>13. NO CONNECTION<br>14. COMMON ANODE | STYLE 2:<br>CANCELLED   | STYLE 3:<br>PIN 1. NO CONNECTION<br>2. ANODE<br>3. ANODE<br>4. NO CONNECTION<br>5. ANODE<br>6. NO CONNECTION<br>7. ANODE<br>8. ANODE<br>9. ANODE<br>10. NO CONNECTION<br>11. ANODE<br>12. ANODE<br>13. NO CONNECTION<br>14. COMMON CATHODE                        | STYLE 4:<br>PIN 1. NO CONNECTION<br>2. CATHODE<br>3. CATHODE<br>4. NO CONNECTION<br>5. CATHODE<br>6. NO CONNECTION<br>7. CATHODE<br>9. CATHODE<br>10. NO CONNECTION<br>11. CATHODE<br>12. CATHODE<br>13. NO CONNECTION<br>14. COMMON ANODE  |
|---|---|---|---|
| STYLE 5:<br>PIN 1. COMMON CATHODE<br>2. ANODE/CATHODE<br>3. ANODE/CATHODE<br>4. ANODE/CATHODE<br>5. ANODE/CATHODE<br>6. NO CONNECTION<br>7. COMMON ANODE<br>8. COMMON CATHODE<br>9. ANODE/CATHODE<br>10. ANODE/CATHODE<br>11. ANODE/CATHODE<br>12. ANODE/CATHODE<br>13. NO CONNECTION<br>14. COMMON ANODE | STYLE 6:<br>PIN 1. CATHODE<br>2. CATHODE<br>3. CATHODE<br>4. CATHODE<br>5. CATHODE<br>6. CATHODE<br>7. CATHODE<br>8. ANODE<br>9. ANODE<br>10. ANODE<br>11. ANODE<br>12. ANODE<br>13. ANODE<br>14. ANODE | STYLE 7:<br>PIN 1. ANODE/CATHODE<br>2. COMMON ANODE<br>3. COMMON CATHODE<br>4. ANODE/CATHODE<br>5. ANODE/CATHODE<br>7. ANODE/CATHODE<br>8. ANODE/CATHODE<br>10. ANODE/CATHODE<br>11. COMMON CATHODE<br>12. COMMON ANODE<br>13. ANODE/CATHODE<br>14. ANODE/CATHODE | STYLE 8:<br>PIN 1. COMMON CATHODE<br>2. ANODE/CATHODE<br>3. ANODE/CATHODE<br>4. NO CONNECTION<br>5. ANODE/CATHODE<br>6. ANODE/CATHODE<br>7. COMMON ANODE<br>8. COMMON ANODE<br>9. ANODE/CATHODE<br>10. ANODE/CATHODE<br>11. NO CONNECTION<br>12. ANODE/CATHODE<br>13. ANODE/CATHODE<br>14. COMMON CATHODE |

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from<br>Printed versions are uncontrolled except when stamped "CONTROLLED ( |             |
|------------------|-------------|--|-------------|
| DESCRIPTION:     | SOIC-14 NB  |  | PAGE 2 OF 2 |
|                  |             |  |             |

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# onsemi



| DOCUMENT NUMBER:   | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from<br>Printed versions are uncontrolled except when stamped "CONTROLLED ( |             |  |  |
|--|-------------|--|-------------|--|--|
| DESCRIPTION:   | TSSOP-14 WB |  | PAGE 1 OF 1 |  |  |
| onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular |             |  |             |  |  |

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative