MOSFET – Power, **Complementary, ChipFET** 20 V, +5.5 A /-4.2 A

Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size, 40% Smaller than TSOP-6 Package
- Leadless SMD Package Provides Great Thermal Characteristics
- Leading Edge Trench Technology for Low On Resistance
- Reduced Gate Charge to Improve Switching Response
- This is a Pb–Free Device

Applications

- DC-DC Conversion Circuits
- Load/Power Switching
- Single or Dual Cell Li-Ion Battery Supplied Devices
- Ideal for Power Management Applications in Portable, Battery **Powered Products**

MAXIMUM RATINGS (T _J = 25°C unless otherwise noted)								
Parame	Symbol	Value	Unit					
Drain-to-Source Voltage			V _{DSS}	20	V			
Gate-to-Source Voltage	١	N-Ch	V _{GS}	± 8.0	V			
	F	P-Ch		± 8.0				
N-Channel Continuous Drain	Steady State	$T_A = 25^{\circ}C$	Ι _D	4.0	А			
Current (Note 1)	Sidle	T _A = 85°C		2.9				
	t ≤ 5 s	$T_A = 25^{\circ}C$		5.5				
P-Channel Continuous Drain	Steady State	$T_A = 25^{\circ}C$	I _D	3.1	А			
Current (Note 1)	Sidle	$T_A = 85^{\circ}C$		2.2				
	t ≤ 5 s	$T_A = 25^{\circ}C$		4.2				
Power Dissipation (Note 1)	Steady State	$T_A = 25^{\circ}C$	P _D	1.1	W			
	t ≤ 5 s			2.1				
Gate-to-Source ESD Rati (Human Body Model, M	15)	ESD	100	V				

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface-mounted on FR4 board using 1 in sq pad size (Cu. area = 1.127 in sq [1 oz] including traces).



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I <mark>D MAX</mark> (Note 1)
	29 mΩ @ 4.5 V	
N-Channel 20 V	37 mΩ @ 2.5 V	5.5 A
	48 mΩ @ 1.8 V	
	64 mΩ @ 4.5 V	
P-Channel -20 V	83 mΩ @ 2.5 V	-4.2 A
	105 mΩ @ 1.8 V	




N-Channel MOSFET

P-Channel MOSFET





MARKING **PIN CONNECTIONS**



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

MAXIMUM RATINGS (T = 25°C unless otherwise noted)

MAXIMUM RATINGS (continued) (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
N-Channel	Steady	T _A = 25°C	Ι _D	3.0	Α
Continuous Drain Current (Note 3)	State	T _A = 85°C		2.2	
P-Channel	Steady	T _A = 25°C	I _D	2.3	Α
Continuous Drain Current (Note 3)	State	T _A = 85°C		1.7	
Power Dissipation (Note 3)		T _A = 25°C	PD	0.6	W
Pulsed Drain Current	N-Ch	tp = 10 μs	I _{DM}	16	Α
	P-Ch			12.6	
Operating Junction and Storage Temperature	-	•	T _J , T _{STG}	-55 to 150	°C
Source Current (Body Diode)			۱ _S	1.7	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10) seconds)		ΤL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	110	°C/W
Junction-to-Ambient – t \leq 5 s (Note 2)		60	
Junction-to-Ambient - Steady State (Note 3)		195	

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditio	ons	Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	Ν	N 0.V	I _D = 250 μA	20			V
(Note 4)		Р	V _{GS} = 0 V	I _D = -250 μA	-20			
Drain-to-Source Breakdown Voltage	V _{(BR)DSS} /T _J	Ν				20.2		mV/°C
Temperature Coefficient		Р				16.2		
Zero Gate Voltage Drain Current	I _{DSS}	Ν	V_{GS} = 0 V, V_{DS} = 16 V	T 05 00			1.0	μΑ
		Р	$V_{GS} = 0 V, V_{DS} = -16 V$	T _J = 25 °C			-1.0	
		N	V_{GS} = 0 V, V_{DS} = 16 V	т ог ос			5.0	
		Р	$V_{GS} = 0 V, V_{DS} = -16 V$	- T _J = 85 °C			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	Ν	$V_{DS} = 0 V, V_{GS} =$	±8.0 V			±100	nA
		Р	$V_{DS} = 0 V, V_{GS} =$	±8.0 V			±100	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = TBD in sq).
 Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (continued) ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
ON CHARACTERISTICS (Note 5)					-			
Gate Threshold Voltage	V _{GS(TH)}	Ν		I _D = 250 μA	0.4		1.2	V
		Р	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.2	
Drain-to-Source On Resistance	R _{DS(on)}	Ν	V_{GS} = 4.5 V , I _D =	= 4.4 A		29	45	mΩ
		Р	V_{GS} = -4.5 V , I _D =	= –3.2 A		64	80	
		Ν	V _{GS} = 2.5 V , I _D =	V_{GS} = 2.5 V , I_D = 4.1 A		37	50	
		Р	V_{GS} = -2.5 V, I _D =	–2.5 A		83	110	
		Ν	V _{GS} = 1.8 V , I _D =	= 1.9 A		48	70	
		Р	V_{GS} = -1.8 V, I _D =	–0.6 A		105	150	
Forward Transconductance	9 _{FS}	Ν	V_{DS} = 10 V, I_{D} =	4.4 A		7.7		S
		Р	V _{DS} = -10 V , I _D =	-3.2 A		5.9		

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C _{ISS}	Ν	V _{DS} = 10 V		510		pF
		Р		V _{DS} = -10 V	650		1
Output Capacitance	C _{OSS}	Ν		V _{DS} = 10 V	100		
		Р	f = 1.0 MHz, V _{GS} = 0 V	V _{DS} = -10 V	100		
Reverse Transfer Capacitance	C _{RSS}	Ν		V _{DS} = 10 V	50		1
		Р		V _{DS} = -10 V	50		1
Total Gate Charge	Q _{G(TOT)}	Ν	V_{GS} = 4.5 V, V_{DS} = 10 V, I_{D} = 4.4 A		5.8	7.9	nC
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, $I_{D} = -3.2 \text{ A}$	6.6	8.9	1
Threshold Gate Charge	Q _{G(TH)}	Ν	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 4.4 A	0.96		
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, $I_D = -3.2 \text{ A}$	0.98		
Gate-to-Source Charge	Q _{GS}	Ν	V _{GS} = 4.5 V, V _{DS} = 10	V, I _D = 4.4 A	1.2		
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, $I_D = -3.2 \text{ A}$	1.4		
Gate-to-Drain Charge	Q _{GD}	Ν	$V_{GS} = 4.5 \text{ V}, \text{ V}_{DS} = 10$	V, I _D = 4.4 A	1.56		1
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, $I_D = -3.2 \text{ A}$	1.64		1

SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	t _{d(ON)}			7.2	ns	s
Rise Time	t _r	N	V _{GS} = 4.5 V, V _{DD} = 10 V,	15.9		
Turn-Off Delay Time	t _{d(OFF)}		I_D = 4.4 A, R_G = 2.5 Ω	15.7		
Fall Time	t _f			4.6		
Turn-On Delay Time	t _{d(ON)}			6.4		
Rise Time	t _r	Р	V _{GS} = -4.5 V, V _{DD} = -10 V,	16.9		
Turn-Off Delay Time	t _{d(OFF)}		V_{GS} = -4.5 V, V_{DD} = -10 V, I_{D} = -3.2 A, R_{G} = 2.5 Ω	16.4		
Fall Time	t _f			15.0		


5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (continued) (T_J = 25° C unless otherwise noted)

Parameter	Symbol	N/P	Test Conditio	ns	Min	Тур	Max	Unit		
DRAIN-SOURCE DIODE CHARACTERISTICS										
Forward Diode Voltage	V _{SD}	Ν		I _S = 1.7 A		0.68	1.2	V		
		Р	V_{GS} = 0 V, T _J = 25 °C	I _S = –1.7 A		-0.7	-1.2			
Reverse Recovery Time	t _{RR}	Ν		I _S = 1.7 A		13.5		ns		
		Р		I _S = –1.7 A		12.6				
Charge Time	ta	Ν		I _S = 1.7 A		8.6				
		Р	V _{GS} = 0 V,	I _S = –1.7 A		8.4				
Discharge Time	t _b	Ν	dI _S / dt = 100 A/µs	I _S = 1.7 A		4.9				
		Р		I _S = –1.7 A		4.2				
Reverse Recovery Charge	Q _{RR}	Ν		I _S = 1.7 A		7.0		nC		
		Р		I _S = –1.7 A		6.0				


TYPICAL N-CHANNEL PERFORMANCE CURVES

(T_J = 25°C unless otherwise noted)



TYPICAL N-CHANNEL PERFORMANCE CURVES

(T_J = 25° C unless otherwise noted)







Figure 8. Diode Forward Voltage vs. Current

100







Figure 11. Capacitance Variation

TYPICAL P-CHANNEL PERFORMANCE CURVES

(T_J = 25°C unless otherwise noted)




TYPICAL P-CHANNEL PERFORMANCE CURVES

(T_J = 25° C unless otherwise noted)

10

 $V_{GS} = 0 V$



Drain-to-Source Voltage vs. Total Charge






Figure 19. Diode Forward Voltage vs. Current





GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 22. Capacitance Variation




Figure 23. Thermal Response

ORDERING INFORMATION


Device	Package	Shipping [†]
NTHD3102CT1G	ChipFET (Pb–Free)	3000 Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



ChipFET™ CASE1206A-03 **ISSUE K**

DATE 19 MAY 2009






1.

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2.
- CONTROLLING DIMENSION: MILLINGTER.
 MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
 LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
 DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE. 6.


	м	ILLIMETE	RS		INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC			0.025 BSC)
e1		0.55 BSC			0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5° NOM			5° NOM	

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE 6. DRAIN	STYLE 2: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2	STYLE 3: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN	STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. COLLECTOR 4. BASE 5. EMITTER 6. COLLECTOR	STYLE 5: PIN 1. ANODE 2. ANODE 3. DRAIN 4. DRAIN 5. SOURCE 6. CATE	STYLE 6: PIN 1. ANODE 2. DRAIN 3. DRAIN 4. GATE 5. SOURCE 9 DRAIN
5. SOURCE 6. DRAIN 7. DRAIN 8. DRAIN	5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	5. DHAIN 6. DRAIN 7. CATHODE 8. CATHODE	5. EMITTER 6. COLLECTOR 7. COLLECTOR 8. COLLECTOR	5. SOURCE 6. GATE 7. CATHODE 8. CATHODE	6. DRAIN 7. DRAIN

SOLDERING FOOTPRINT



GENERIC **MARKING DIAGRAM***




device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " .", may or may not be present.

OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 1 OF 2	
ON Semiconductor and where are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

ChipFET™ CASE 1206A–03 ISSUE K

DATE 19 MAY 2009



ADDITIONAL SOLDERING FOOTPRINTS*

Style 3

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Style 5

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	ChipFET		PAGE 2 OF 2		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative