Operational Amplifier, Rail-to-Rail Output, 3 MHz BW

TLV271, TLV272, NCV272, TLV274, NCV274

The TLV/NCV27x operational amplifiers provide rail-to-rail output operation. The output can swing within 320 mV to the positive rail and 50 mV to the negative rail. This rail-to-rail operation enables the user to make optimal use of the entire supply voltage range while taking advantage of 3 MHz bandwidth. The opamp can operate on supply voltage as low as 2.7 V over the temperature range of -40° C to 125° C. The high bandwidth provides a slew rate of 2.4 V/µs while only consuming 550 µA of quiescent current. Likewise the opamp can run on a supply voltage as high as 16 V (single) and 36 V (dual quad) making it ideal for a broad range of battery-operated applications. Since this is a CMOS device it has high input impedance and low bias currents making it ideal for interfacing to a wide variety of signal sensors. In addition it comes in a variety of compact packages with different pinout styles allowing for use in high-density PCB's.

Features

- Rail-To-Rail Output
- Wide Bandwidth: 3 MHz
- High Slew Rate: 2.4 V/µs
- Wide Power–Supply Range: 2.7 V to 16 V (TLV271), 36 V (TLV/NCV272/274)
- Low Supply Current: 550 μA
- Low Input Bias Current: 45 pA
- Wide Temperature Range: -40°C to 125°C
- TSOP-5, Micro-8, SOIC-8, SOIC-14, TSSOP-14 Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Notebook Computers
- Portable Instruments
- Signal Conditioning
- Automotive
- Power Supplies
- Current Sensing



ON Semiconductor®









Micro8 CASE 846A

SOIC-8 CASE 751





CASE 948G

SOIC-14 NB CASE 751A


DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 2 of this data sheet.

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.


MARKING DIAGRAMS





(Note: Microdot may be in either location)


PIN CONNECTIONS


TLV271














ORDERING INFORMATION

Device	Configuration	Automotive	Marking	Package	Shipping [†]
TLV271SN1T1G (Style 1 Pinout)	0 sub			TOOD F	3000 / Tape and Reel
TLV271SN2T1G (Style 2 Pinout)	- Single		ADH	TSOP-5	3000 / Tape and Reel
TLV272DR2G	Dual	No	V272	SOIC-8	2500 / Tape and Reel
TLV272DMR2G	- Dual		V272	Micro-8/MSOP-8	4000 / Tape and Reel
TLV274DR2G	Quad		V274	SOIC-14	2500 / Tape and Reel
TLV274DTBR2G	Quad		V274	TSSOP-14	2500 / Tape and Reel
NCV272DR2G*	Dual		V272	SOIC-8	2500 / Tape and Reel
NCV272DMR2G*	Duai	Yes	V272	Micro-8/MSOP-8	4000 / Tape and Reel
NCV274DR2G*	Quad	Tes	V274	SOIC-14	2500 / Tape and Reel
NCV274DTBR2G*	Quad		V274	TSSOP-14	2500 / Tape and Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MAXIMUM RATINGS

Symbol	Rating		Value	Unit
V_{DD}	Supply Voltage (Note 1)	TLV271 TLV/NCV272/274	16.5 36	V V
V _{ID}	Input Differential Voltage		$\pm \text{Supply Voltage}$	V
VI	Input Common Mode Voltage Range (Note 1)		–0.2 V to (V _{DD} + 0.2 V)	V
l _l	Maximum Input Current		±10	mA
Ι _Ο	Output Current Range		±100	mA
	Continuous Total Power Dissipation (Note 1)		200	mW
TJ	Maximum Junction Temperature		150	°C
T _A	Operating Ambient Temperature Range (free-air)		-40 to 125	°C
T _{STG}	Storage Temperature Range		-65 to 150	°C
ESD _{HBM}	ESD Capability, Human Body Model		2	kV
ESD _{CDM}	ESD Capability, Charged Device Model	TLV271 TLV/NCV272 TLV/NCV274	TBD 2 1	kV kV kV
	Mounting Temperature (Infrared or Convection – 20 sec)		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Continuous short-circuit operation to ground at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability. Shorting output to either V+ or V- will adversely affect reliability.

THERMAL INFORMATION

Parameter	Symbol	Package	Single Layer Board (Note 2)	Multi–Layer Board (Note 3)	Unit
		TSOP-5	333	195	
		Micro-8 / MSOP-8	236	167	
Junction-to-Ambient	θ_{JA}	SOIC-8	190	131	°C/W
		SOIC-14	142	101	
		TSSOP-14	179	128	

2. Values based on a 1S standard PCB according to JEDEC51–3 with 1.0 oz copper and a 300 mm² copper area

3. Values based on a 1S2P standard PCB according to JEDEC51-7 with 1.0 oz copper and a 100 mm² copper area

TLV271 DC ELECTRICAL CHARACTERISTICS

(V_{DD} = 2.7V, 3.3V, 5V & $\pm\,5$ V (Note 4), T_A = 25°C, R_L $\geq\,10~k\Omega$ unless otherwise noted)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Input Offset Voltage	V _{IO}	VIC = $V_{DD}/2$, $V_O = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$, R_S	₃ = 50 Ω		0.5	5	mV
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$				7	
Offset Voltage Drift	ICV _{OS}	$VIC = V_{DD}/2, V_O = V_{DD}/2, R_L = 10 \text{ k}\Omega, R_S$	_S = 50 Ω		2		μV/°C
Common Mode	CMRR	0 V \leq VIC \leq V_{DD} – 1.35 V, R_S = 50 Ω	V _{DD} = 2.7 V	58	70		dB
Rejection Ratio		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		55			
		0 V \leq VIC \leq V_{DD} – 1.35 V, R_S = 50 Ω	V _{DD} = 5 V	65	130		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		62			
		0 V \leq VIC \leq V_{DD} – 1.35 V, R_S = 50 Ω	$V_{DD} = \pm 5 V$	69	140		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		66			
Power Supply	PSRR	V_{DD} = 2.7 V to 16 V, VIC = $V_{DD}/2$, No Loa	ad	70	135		dB
Rejection Ratio		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		65			
Large Signal Voltage Gain	A _{VD}	$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	V _{DD} = 2.7 V	97	106		dB
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		76			
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	V _{DD} = 5 V 10	97	123		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		76			
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$		100	127		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		86			
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	$V_{DD} = \pm 5 V$	100	130		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		90			
Input Bias Current	Ι _Β	$V_{DD} = 5 V, VIC = V_{DD}/2, V_{O} = V_{DD}/2,$	$T_A = 25^{\circ}C$		45	150	pА
		R _S = 50 Ω	$T_A = 105^{\circ}C$			1000	
Input Offset Current	I _{IO}	$V_{DD} = 5 V, VIC = V_{DD}/2, V_{O} = V_{DD}/2,$	T _A = 25°C		45	150	pА
		R _S = 50 Ω	T _A = 105°C			1000	
Differential Input Resistance	r _{i(d)}				1000		GΩ
Common-mode Input Capacitance	C _{IC}	f = 21 kHz			8		pF

4. $V_{DD} = \pm 5$ V is shorthand for $V_{DD} = +5$ V and $V_{EE} = -5$ V.

TLV271 DC ELECTRICAL CHARACTERISTICS

(V_{DD} = 2.7V, 3.3V, 5V & $\pm\,5$ V (Note 4), T_A = 25°C, R_L $\geq\,10~k\Omega$ unless otherwise noted)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Output Swing	V _{OH}	$VIC = V_{DD}/2$, $I_{OH} = -1$ mA	V _{DD} = 2.7 V	2.55	2.58		V
(High-level)		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		2.48			
		$VIC = V_{DD}/2$, $I_{OH} = -1$ mA	V _{DD} = 3.3 V	3.15	3.21		
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		3.00			
		$VIC = V_{DD}/2$, $I_{OH} = -1$ mA	V _{DD} = 5 V	4.8	4.93		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		4.75			
		$VIC = V_{DD}/2$, $I_{OH} = -1$ mA	$V_{DD} = \pm 5 V$	4.92	4.96		
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		4.9			
		$VIC = V_{DD}/2$, $I_{OH} = -5$ mA	V _{DD} = 2.7 V	1.9	2.1		V
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		1.5			
		$VIC = V_{DD}/2$, $I_{OH} = -5$ mA	V _{DD} = 3.3 V	2.5	2.89		
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		2.1			
		VIC = $V_{DD}/2$, $I_{OH} = -5$ mA	V _{DD} = 5 V	4.5	4.68		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		4.35			
		$VIC = V_{DD}/2$, $I_{OH} = -5$ mA	$V_{DD} = \pm 5 V$	4.7	4.78		
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		4.65			
Output Swing (Low–level)	V _{OL}	$VIC = V_{DD}/2$, $I_{OL} = -1$ mA	V _{DD} = 2.7 V		0.1	0.15	V
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$				0.22	
		$VIC = V_{DD}/2$, $I_{OL} = -1$ mA	V _{DD} = 3.3 V		0.03	0.15	-
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$				0.22	
		$VIC = V_{DD}/2$, $I_{OL} = -1$ mA	V _{DD} = 5 V		0.03	0.1	
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$				0.15	
		$VIC = V_{DD}/2$, $I_{OL} = -1$ mA	$V_{DD} = \pm 5 V$		0.05	0.08	
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$				0.1	
		$VIC = V_{DD}/2$, $I_{OL} = -5$ mA	V _{DD} = 2.7 V		0.5	0.7	V
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$				1.1	
		VIC = $V_{DD}/2$, $I_{OL} = -5$ mA	V _{DD} = 3.3 V		0.13	0.7	
		$T_A = -40^{\circ}C$ to $+105^{\circ}C$				1.1	
		VIC = $V_{DD}/2$, $I_{OL} = -5$ mA	V _{DD} = 5 V		0.13	0.4	
		$T_A = -40^{\circ}C$ to $+105^{\circ}C$				0.5	
		VIC = $V_{DD}/2$, $I_{OL} = -5$ mA	$V_{DD} = \pm 5 V$		0.16	0.3	
		$T_A = -40^{\circ}C$ to $+105^{\circ}C$	7			0.35	
Output Current	Ι _Ο	V_{O} = 0.5 V from rail, V_{DD} = 2.7 V	Positive rail	1	4.0		mA
			Negative rail	1	5.0		-
		V_{O} = 0.5 V from rail, V_{DD} = 5 V	Positive rail		7.0		
			Negative rail		8.0		-
		V_{O} = 0.5 V from rail, V_{DD} = 10 V	-		13		
				1	12	1	

4. $V_{DD} = \pm 5$ V is shorthand for $V_{DD} = +5$ V and $V_{EE} = -5$ V.

TLV271 DC ELECTRICAL CHARACTERISTICS

(V_{DD} = 2.7V, 3.3V, 5V & $\pm\,5$ V (Note 4), T_A = 25°C, R_L $\geq\,$ 10 k Ω unless otherwise noted)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Power Supply Quiescent Current	I _{DD}	$V_{O} = V_{DD}/2$	V _{DD} = 2.7 V		380	560	μΑ
Quiescent Current			V _{DD} = 3.3 V		385	620	
			$V_{DD} = 5 V$		390	660	
			V _{DD} = 10 V		400	800	
		$T_A = -40^{\circ}C$ to $+105^{\circ}C$				1000	

4. $V_{DD} = \pm 5$ V is shorthand for $V_{DD} = +5$ V and $V_{EE} = -5$ V.

TLV271 AC ELECTRICAL CHARACTERISTICS

(V_DD = 2.7 V, 5 V, & ± 5 V (Note 5), T_A = 25°C, and R_L \geq 10 k Ω unless otherwise noted)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit		
Unity Gain	UGBW	$R_L = 2 k\Omega$, $C_L = 10 pF$	V _{DD} = 2.7 V		3.2		MHz		
Bandwidth			V _{DD} = 5 V to 10 V		3.5				
Slew Rate at Unity	SR	$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$	V _{DD} = 2.7 V	1.35	2.1		V/μS		
Gain		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		1					
		$V_{O(pp)} = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$, $C_L = 50 \text{ pF}$	V _{DD} = 5 V	1.45	2.3				
		$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		1.2					
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$	$V_{DD} = \pm 5 V$	1.8	2.6				
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		1.3					
Phase Margin	θ _m	$R_L = 2 k\Omega, C_L = 10 pF$			45		0		
Gain Margin		$R_L = 2 k\Omega$, $C_L = 10 pF$			14		dB		
Settling Time to 0.1%	ts	$\begin{array}{l} V{-}step(pp) = 1 \ V, \ AV = -1, \ R_L = 2 \ k\Omega, \\ C_L = 10 \ pF \end{array}$	V _{DD} = 2.7 V		2.9		μS		
					V-step(pp) = 1 V, AV = -1, R _L = 2 k Ω , C _L = 47 pF	$V_{DD} = 5 V, \pm 5 V$		2.0	
Total Harmonic	THD+N	$V_{DD} = 2.7 \text{ V}, V_{O(pp)} = V_{DD}/2, R_L = 2 \text{ k}\Omega,$	AV = 1		0.004		%		
Distortion plus Noise		f = 10 kHz	AV = 10		0.04				
			AV = 100		0.3				
		$V_{DD} = 5 V, \pm 5 V, V_{O(pp)} = V_{DD}/2, R_{L} =$	AV = 1		0.004				
		2 kΩ, f = 10 kHz	AV = 10		0.04				
			AV = 100		0.03				
Input-Referred	e _n	f = 1 kHz			30		nV/√Hz		
Voltage Noise		f = 10 kHz			20				
Input–Referred Current Noise	i _n	f = 1 kHz			0.6		fA/√Hz		

5. $V_{DD} = \pm 5$ V is shorthand for $V_{DD} = +5$ V and $V_{EE} = -5$ V.

TLV/NCV 272/274 DC ELECTRICAL CHARACTERISTICS

((V_{DD} = 2.7 V, 5 V, 10 V, 36 V), T_A = 25 ^C, R_L \geq 10 k Ω unless otherwise noted)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Input Offset Voltage	V _{IO}	$VIC = V_{DD}/2, V_O = V_{DD}/2, R_L = 10 \text{ k}\Omega$			1.3	±3	mV
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				±4	
Offset Voltage Drift	ICV _{OS}	VIC = $V_{DD}/2$, $V_O = V_{DD}/2$, $R_L = 10 \text{ k}\Omega$			2		μV/°C
Common Mode	CMRR	$V_{CM} = V_{SS} + 0.2 \text{ V to } V_{DD} - 1.35 \text{ V}$	V _{DD} = 2.7 V	90	110		dB
Rejection Ratio		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		69			
		$V_{CM} = V_{SS} + 0.2 \text{ V to } V_{DD} - 1.35 \text{ V}$	V _{DD} = 5 V	102	125		
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		80			
		$V_{CM} = V_{SS} + 0.2 \text{ V to } V_{DD} - 1.35 \text{ V}$	V _{DD} = 10 V	110	130		
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		87			
		$V_{CM} = V_{SS} + 0.2 \text{ V to } V_{DD} - 1.35 \text{ V}$	V _{DD} = 36 V	120	145		
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C (TLV/NCV272) \\ (TLV/NCV274)$		95 85			
Power Supply	PSRR	V_{DD} = 2.7 V to 36 V, VIC = $V_{DD}/2$, No Loa	ad	114	135		dB
Rejection Ratio		$T_A = -40^{\circ}C$ to $+125^{\circ}C$		100			
Large Signal Voltage Gain	A _{VD}	$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	V _{DD} = 2.7 V	96	118		dB
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		86			
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	V _{DD} = 5 V	96	120		
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		86			
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	V _{DD} = 10 V	98	120		
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		88			
		$V_{O(pp)} = V_{DD}/2, R_L = 10 \text{ k}\Omega$	V _{DD} = 36 V	98	120		
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		88			
Input Bias Current	Ι _Β	V_{DD} = 5 V, VIC = $V_{DD}/2$, V_O = $V_{DD}/2$	T _A = 25°C		5	200	pА
		$V_{DD} = 2.7 \text{ to } 36 \text{ V},$	TLV/NCV272			2000	
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	TLV/NCV274			1500	
Input Offset Current	Ι _{ΙΟ}	V_{DD} = 5 V, VIC = $V_{DD}/2, V_O$ = $V_{DD}/2,$ R_S = 50 Ω	$T_A = 25^{\circ}C$		2	75	pА
		$V_{DD} = 2.7 \text{ to } 36 \text{ V},$	TLV/NCV272			500	
		$T_{A}^{O} = -40^{\circ}C \text{ to } +125^{\circ}C$	TLV/NCV274			200	
Channel Separation	XTLK	DC	TLV/NCV272		100		dB
			TLV/NCV274		115		dB
Differential Input Resistance	R _{i(d)}				5		GΩ
Common-mode Input Capacitance	C _{IC}				3.5		pF

TLV/NCV 272/274 DC ELECTRICAL CHARACTERISTICS

((V_{DD} = 2.7 V, 5 V, 10 V, 36 V), T_A = 25^{\circ}C, R_L \geq 10 k Ω unless otherwise noted)


Parameter	Symbol	Condition	S	Min	Тур	Max	Unit
Output Swing	V _{OH}	$VIC = V_{DD}/2$	V _{DD} = 2.7 V		0.006	0.15	V
(High-level)		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.22	
		$VIC = V_{DD}/2$	V _{DD} = 5 V		0.013	0.20	
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.25	
		$VIC = V_{DD}/2$	V _{DD} = 10 V		0.023	0.08	
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.10	
		$VIC = V_{DD}/2$	V _{DD} = 36 V		0.074	0.10	
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.15	
Output Swing	V _{OL}	$VIC = V_{DD}/2$	V _{DD} = 2.7 V		0.005	0.15	V
(Low-level)		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.22	
		$VIC = V_{DD}/2$	V _{DD} = 5 V		0.01	0.10	
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.15	
		$VIC = V_{DD}/2$	V _{DD} = 10 V		0.022	0.3	
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.35	
		$VIC = V_{DD}/2$	V _{DD} = 36 V		0.065	0.3	
		$T_A = -40^{\circ}C$ to $+125^{\circ}C$				0.35	
Output Current	Ι _Ο	V _{DD} = 2.7 V	Positive rail		50		mA
			Negative rail		70		
		V _{DD} = 5 V	Positive rail		60		
			Negative rail		50		
		V _{DD} = 10 V	Positive rail		65		
			Negative rail		50		
		V _{DD} = 36 V	Positive rail		65		
			Negative rail		50		
Power Supply	I _{DD}	$V_{O} = V_{DD}/2,$	V _{DD} = 2.7 V		405	525	μΑ
Quiescent Current		Per channel, no load	V _{DD} = 5 V		410	530	
			V _{DD} = 10 V		416	540	
			V _{DD} = 36 V		465	600	
		$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$				700	


NOTE: Power dissipation must be limited to prevent junction temperature from exceeding 150°C. See Absolute Maximum Ratings for more information.

TLV/NCV 272/274 AC ELECTRICAL CHARACTERISTICS


((V_{DD} = 2.7 V, 5 V, 10 V, 36 V), T_A = 25 $^\circ C,$ and R_L \geq 10 k\Omega unless otherwise noted)


Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Unity Gain Bandwidth	UGBW	C _L = 25 pF V _{DD} = 2.7 V			3		MHz
Slew Rate at Unity	SR	C_L = 20 pF, R_L = 2 k Ω	V _{DD} = 2.7 V		2.8		V/μS
Gain			V _{DD} = 5 V		2.7		
			V _{DD} = 10 V		2.6		
			V _{DD} = 36 V		2.4		
Phase Margin	θ _m	C _L = 25 pF			50		0
Gain Margin		C _L = 25 pF			14		dB
Settling Time to 0.1%	t _S	$V_O = 1 V_{pp}$, Gain = 1, C _L = 20 pF	V _{DD} = 2.7 V		0.6		μS
		$V_O = 3 V_{pp}$, Gain = 1, C _L = 20 pF	V _{DD} = 5 V		1.2		
		V_O = 8.5 V_{pp} , Gain = 1, C _L = 20 pF	V _{DD} = 10 V		3.4		
		$V_{O} = 10 V_{pp}$, Gain = 1, C _L = 20 pF	V _{DD} = 36 V		3.2		
Total Harmonic	THD+N	$V_{IN} = 0.5 V_{pp}$, f = 1 kHz, Av = 1	V _{DD} = 2.7 V		0.05		%
Distortion plus Noise		$V_{IN} = 2.5 V_{pp}, f = 1 \text{ kHz}, Av = 1$	V _{DD} = 5 V		0.009		
		$V_{IN} = 7.5 V_{pp}, f = 1 \text{ kHz}, Av = 1$	V _{DD} = 10 V		0.004		1
		$V_{IN} = 28.5 V_{pp}, f = 1 \text{ kHz}, Av = 1$	V _{DD} = 36 V		0.001		
Input-Referred	e _n	f = 1 kHz			30		nV/√H
Voltage Noise		f = 10 kHz			20		1
Input–Referred Current Noise	i _n	f = 1 kHz			90		fA/√H:






0 140 $R_L = 2 k\Omega,$ V_S = 2.7 V, V_{DD} -10 Input = 200 mV_{pp}, V_S = 2.7 V, V_{SS} 120 -20 V_S = 36 V, V_{DD} AV = 1, $V_{\rm S} = 36 \, \mathrm{V} \, \mathrm{V}_{\rm SS}$ -30 V_{DD} = 2.5 V to 10 V, 100 T_A = 25°C -40 PSRR (dB) PSRR (dB) 80 -50 -60 60 -70 40 -80 -90 20 -100 0 -110 100 1k 10k 100k 10 100 1k 10k 100k 1M FREQUENCY (Hz) FREQUENCY (Hz) Figure 13. PSRR vs. Frequency for TLV271 Figure 14. PSRR vs. Frequency for TLV/NCV272/274 140 180 Phase 120 2.7 V OPEN LOOP GAIN (dB) 100 135 ΰ Ο Phase 5 V 80 PHASE MARGIN Gain 10 V 60 90 Phase 40 10 V Gain 5 V 20 45 Gain 0 2.7 V -20 0 10k 100k 1 10 100 1k 1M 10M FREQUENCY (Hz) Figure 15. Open Loop Gain and Phase vs. Frequency 4.5 4 SR+ @ 25°C SR+ @ 105°C SR- @ 105°C 4 10 V 5 ν 3 FREQUENCY (MHz) SLEW RATE (V/µs) 3.5 2 З SR- @ 25°C –40°C 2.7 SR-@ v 2.5 V 1 2.5 SR+ @ -40°C $R_L = 2k$ $C_L = 10 \text{ pF}$ 2 0 -20 0 20 40 60 80 100 -40 0 0.5 2 2.5 1 1.5 3 3.5 TEMPERATURE (°C) SUPPLY VOLTAGE (V) Figure 16. Gain Bandwidth Product vs. Figure 17. Slew Rate vs. Supply Voltage Temperature







. ь v inverting Large Sig Response








APPLICATIONS














Figure 42. Comparator with Hysteresis






$$\begin{array}{ll} \mbox{Choose value } f_o, C\\ \mbox{Then}: & \mbox{R3} = \frac{Q}{\pi f_O \, C}\\ \mbox{R1} = \frac{R3}{2 \, A(f_O)}\\ \mbox{R2} = \frac{R1 \, R3}{4 Q^2 \, R1 - R3} \end{array}$$

For less than 10% error from operational amplifier, (($Q_O f_O$)/BW) < 0.1 where f_o and BW are expressed in Hz. If source impedance varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.


Figure 43. Multiple Feedback Bandpass Filter





DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	DESCRIPTION: TSOP-5 PAGE 1 O							
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically					

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2				
the right to make changes without furth purpose, nor does onsemi assume ar	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its proof any product or circuit, and specifically disclaims any and all liability, incle e under its patent rights nor the rights of others.	oducts for any particular				

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1


DUSEM

0.068

0.019

0.344

0.244



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42565B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC-14 NB PAGE 1 OF 2 onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-14 CASE 751A-03 ISSUE L


DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	MICRO8		PAGE 1 OF 1	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular			

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative