MOSFET – N-Channel, DUAL COOL[®] DFN8, POWERTRENCH[®] 40 V, 192 A, 1.1 mΩ

FDMS8320LDC

Features

- Max $R_{DS(on)} = 1.1 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 44 \text{ A}$
- Max $R_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 37 \text{ A}$
- Advanced Package and Silicon Combination for Low R_{DS(on)} and High Efficiency
- Next Generation Enhanced Body Diode Technology, Engineered for Soft Recovery
- MSL1 Robust Package Design
- 100% UIL Tested
- This Device is Pb-Free, Halogen Free and RoHS Compliant

Applications

- OringFET/Load Switching
- Synchronous Rectification
- DC-DC Conversion

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

| Symbol | Parameter | Ratings | Unit |
|-----------------------------------|--|------------------|------|
| V _{DSS} | Drain-to-Source Voltage | 40 | V |
| V _{GS} | Gate-to-Source Voltage | ±20 | V |
| I _D | Drain Current - Continuous T _C = 25°C - Continuous T _A = 25°C (Note 1a) - Pulsed (Note 4) | 192 44 300 | Α |
| E _{AS} | Single Pulse Avalanche Energy (Note 3) | 661 | mJ |
| P _D | Power Dissipation, T _C = 25°C | 125 | W |
| | Power Dissipation, T _A = 25°C (Note 1a) | 3.2 | |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | -55 to +150 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®


www.onsemi.com



DFN8 DUAL COOL CASE 506EG



MARKING DIAGRAM



8320L = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|--------------------------------|---|---|------|------|-------|-------|
| OFF CHARAC | TERISTICS | | | | | |
| BV _{DSS} | Drain-to-Source Breakdown Voltage | $I_D = 250 \mu A, V_{GS} = 0 V$ | 40 | - | - | ٧ |
| $\Delta BV_{DSS}/\Delta T_{J}$ | Breakdown Voltage Temperature Coefficient | I_D = 250 μ A, referenced to 25°C | - | 22 | - | mV/°C |
| I _{DSS} | Zero Gate Voltage Drain Corrent | V _{DS} = 32 V, V _{GS} = 0 V | - | - | 1 | μΑ |
| I _{GSS} | Gate-to-Source Leakage Current | $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ | - | - | 100 | nA |
| ON CHARACT | ERISTICS | | | | | |
| V _{GS(th)} | Gate-to-Source Threshold Voltage | $V_{GS} = V_{DS}, I_D = 250 \mu A$ | 1.0 | 1.6 | 3.0 | V |
| $\Delta V_{GS(th)}/\Delta T_J$ | Gate-to-Source Threshold Voltage Temperature Coefficient | I_D = 250 μ A, referenced to 25°C | - | -6 | - | mV/°C |
| R _{DS(on)} | Static Drain-to-Source On | V _{GS} = 10 V, I _D = 44 A | - | 0.8 | 1.1 | mΩ |
| | Resistance | V _{GS} = 4.5 V, I _D = 37 A | - | 1.1 | 1.5 | |
| | | V _{GS} = 10 V, I _D = 44 A, T _J = 125°C | - | 1.2 | 1.7 | |
| g _F s | Forward Transconductance | V _{DS} = 5 V, I _D = 44 A | - | 244 | - | S |
| DYNAMIC CHA | ARACTERISTICS | | | | | |
| C _{iss} | Input Capacitance | V _{DS} = 20 V, V _{GS} = 0 V, f = 1 MHz | - | 8310 | 11635 | pF |
| C _{oss} | Output Capacitance | | - | 2255 | 3160 | pF |
| C _{rss} | Reverse Transfer Capacitance | | - | 132 | 185 | pF |
| R_{g} | Gate Resistance | f = 1 MHz | 0.1 | 1.4 | 2.6 | Ω |
| SWITCHING C | HARACTERISTICS | | | | | |
| t _{d(on)} | Turn-On Delay Time | V _{DD} = 20 V, I _D = 44 A, | - | 19 | 34 | ns |
| t _r | Rise Time | V_{GS} = 10 V, R_{GEN} = 6 Ω | - | 15 | 27 | ns |
| t _{d(off)} | Turn-Off Delay Time | | - | 69 | 110 | ns |
| t _f | Fall Time | | - | 14 | 25 | ns |
| $Q_{g(ToT)}$ | Total Gate Charge | $V_{GS} = 0$ to 10 V, $V_{DD} = 20$ V, $I_D = 44$ A | - | 121 | 170 | nC |
| $Q_{g(ToT)}$ | Total Gate Charge | $V_{GS} = 0$ to 4.5 V, $V_{DD} = 20$ V, $I_D = 44$ A | - | 57 | 80 | nC |
| Q_{gs} | Gate-to-Source Charge | V _{DD} = 20 V, I _D = 44 A | - | 21 | - | nC |
| Q_{gd} | Gate-to-Drain "Miller" Charge | V _{DD} = 20 V, I _D = 44 A | - | 16 | - | nC |
| DRAIN-SOUR | CE DIODE CHARACTERISTIC | | | | | |
| V_{SD} | Source-to-Drain Diode Forward | V _{GS} = 0 V, I _S = 2.6 A (Note 2) | - | 0.7 | 1.1 | V |
| | Voltage | V _{GS} = 0 V, I _S = 44 A (Note 2) | - | 0.8 | 1.2 | V |
| t _{rr} | Reverse Recovery Time | I _F = 44 A, di/dt = 100 A/μs | - | 65 | 104 | ns |
| Q _{rr} | Reverse Recovery Charge | | - | 57 | 91 | nC |
| t _{rr} | Reverse Recovery Time | I _F = 44 A, di/dt = 300 A/μs | - | 49 | 79 | ns |
| Q _{rr} | Reverse Recovery Charge | 7 | _ | 89 | 143 | nC |


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

THERMAL CHARACTERISTICS

| Symbol | Characteristic | Value | Unit |
|-----------------|---|-------|------|
| $R_{	heta JC}$ | Thermal Resistance, Junction to Case (Top Source) | 2.9 | °C/W |
| $R_{	heta JC}$ | Thermal Resistance, Junction to Case (Bottom Drain) | 1.0 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1a) | 38 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1b) | 81 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1c) | 27 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1d) | 34 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1e) | 16 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1f) | 19 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1g) | 26 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1h) | 61 | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1i) | 16 | |
| $R_{	heta JA}$ | Thermal Resistance, Junction to Ambient (Note 1j) | 23 | |
| $R_{	heta JA}$ | Thermal Resistance, Junction to Ambient (Note 1k) | 11 | |
| $R_{	heta JA}$ | Thermal Resistance, Junction to Ambient (Note 1I) | 13 | |

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 38°C/W when mounted on
 a 1 in² pad of 2 oz copper



b. 81°C/W when mounted on a minimum pad of 2 oz copper

- c. Still air, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- d. Still air, $20.9 \times 10.4 \times 12.7$ mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e. Still air, $45.2 \times 41.4 \times 11.7$ mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in 2 pad of 2 oz copper
- f. Still air, $45.2 \times 41.4 \times 11.7$ mm Aavid Thermalloy Part # 10–L41B–11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink,1 in² pad of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i. 200FPM Airflow, 20.9 \times 10.4 \times 12.7 mm Aluminum Heat Sink, 1 in 2 pad of 2 oz copper
- j. 200FPM Airflow, 20.9 \times 10.4 \times 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k. 200FPM Airflow, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- I. 200FPM Airflow, 45.2 × 41.4 × 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. E_{AS} of 661 mJ is based on starting $T_J = 25^{\circ}C$; N-ch: L = 3 mH, $I_{AS} = 21$ A, $V_{DD} = 40$ V, $V_{GS} = 10$ V. 100% test at L = 0.1 mH, $I_{AS} = 66$ A.
- 4. Pulse Id measured at 250 μs, refer to Figure 11 SOA graph for more details.

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$





Figure 1. On-Region Characteristics



7

6

5

4

3

V_{GS} = 3 V

On-Resistance

Drain Current and Gate Voltage

120

Pulse Duration = 80 μs

Duty Cycle = 0.5% Max

 $V_{GS} = 3.5 V$

180

 $V_{GS} = 4 V$

V_{GS} = 10 V

240

300




Figure 3. Normalized On-Resistance vs. **Junction Temperature**




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$

10000




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain-to-Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 13. Junction-to-Case Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFOMRATION

PACKAGE MARKING AND ORDERING INFORMATION

| Device Marking | Device | Package | Reel Size [†] | Tape Width | Quantity |
|----------------|-------------|--------------|------------------------|------------|------------|
| 8320L | FDMS8320LDC | DUAL COOL 56 | 13″ | 12 mm | 3000 Units |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DUAL COOL and POWERTRENCH are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

DFN8 5x6.15, 1.27P, DUAL COOL CASE 506EG ISSUE D

DATE 25 AUG 2020

MILL**I**METERS


NOM.

0.90

MAX.

0.95

0.05



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM

A A1

L1

θ

0.52

0°

0.62


0.72

12°

MIN.

0.85

| FRONT VIEW SEE DETAIL "B" 8X 0.10 | SEATING PLANE |
|--------------------------------------|------------------------|
| 0.10 @ C A B | DETAIL "B" SCALE: 2:1 |
| e 1/2e | 5.10 |



| A2 | - | - | 0.05 |
|------|-----------|----------|------|
| b | 0.31 | 0.41 | 0.51 |
| b1 | 0.21 | 0.31 | 0.41 |
| С | 0.20 | 0.25 | 0.30 |
| D | 4.90 | 5.00 | 5.10 |
| D1 | 4.80 | 4.90 | 5.00 |
| D2 | 3.67 | 3.82 | 3.97 |
| D3 | | 2.60 RE | F |
| D4 | | 0.86 RE | F |
| Е | 6.05 | 6.15 | 6.25 |
| E1 | 5.70 | 5.80 | 5.90 |
| E2 | 3.38 | 3.48 | 3.58 |
| E3 | 3.30 REF | | |
| E4 | | 0.50 REF | = |
| E5 | 0.34 REF | | |
| E6 | 0.30 REF | | |
| E7 | 0.52 REF | | |
| е | 1.27 BSC | | |
| 1/2e | 0.635 BSC | | |
| K | 1.30 | 1.40 | 1.50 |
| L | 0.56 | 0.66 | 0.76 |

GENERIC MARKING DIAGRAM*

BOTTOM VIEW

XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week

ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| XXXXXX | |
|--------|--|
| | |
| | |
| | |
| | |
| | |

| DOCUMENT NUMBER: | 98AON84257G | Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED" | |
|------------------|--------------------------|---|-------------|
| DESCRIPTION: | DFN8 5x6.15. 1.27P. DUAL | COOL | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES

REFERENCE MANUAL, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative