

#### Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



August 2015

## FDMC8097AC

# **Dual N & P-Channel PowerTrench® MOSFET**

N-Channel: 150 V, 2.4 A, 155 m $\Omega$  P-Channel: -150 V, -0.9 A, 1200 m $\Omega$ 

#### **Features**

Q1: N-Channel

■ Max  $r_{DS(on)}$  = 155 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 2.4 A

■ Max  $r_{DS(on)}$  = 212 m $\Omega$  at  $V_{GS}$  = 6 V,  $I_D$  = 2 A

Q2: P-Channel

■ Max  $r_{DS(on)}$  = 1200 m $\Omega$  at  $V_{GS}$  = -10 V,  $I_D$  = -0.9 A

■ Max  $r_{DS(on)}$  = 1400 m $\Omega$  at  $V_{GS}$  = -6 V,  $I_{D}$  = -0.8 A

■ Optimised for active clamp forward converters


■ RoHS Compliant


#### **General Description**

These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench® process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance. Shrinking the area needed for implementation of active clamp topology; enabling best in class power density.

### **Applications**

- DC-DC Converter
- Active Clamp





Power 33

#### **MOSFET Maximum Ratings** T<sub>A</sub> = 25 °C unless otherwise noted.

Symbol	Paramete	er		Q1	Q2	Units
$V_{DS}$	Drain to Source Voltage			150	-150	V
$V_{GS}$	Gate to Source Voltage			±20	±25	V
	Drain Current -Continuous	T <sub>C</sub> = 25 °C	(Note 5)	6.3	-2.0	
	-Continuous	T <sub>C</sub> = 100 °C	(Note 5)	3.9	-1.2	1
ID	-Continuous	T <sub>A</sub> = 25 °C		2.4 <sup>1a</sup>	-0.9 <sup>1b</sup>	A
	-Pulsed		(Note 4)	33	-8.8	1
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	24	6	mJ
	Power Dissipation for Single Operation	T <sub>A</sub> = 25 °C		1.9 <sup>1a</sup>	1.9 <sup>1b</sup>	W
$P_{D}$	Power Dissipation for Single Operation	T <sub>A</sub> = 25 °C		0.8 <sup>1c</sup>	0.8 <sup>1d</sup>	VV
	Power Dissipation for Single Operation	T <sub>C</sub> = 25 °C		14	10	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperatur	re Range		-55 to	+150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	65 <sup>1a</sup>	65 <sup>1b</sup>	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	155 <sup>1c</sup>	155 <sup>1d</sup>	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	8.9	12.5	

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC8097AC	FDMC8097AC	Power 33	13 "	12 mm	3000 units

## **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted.

Symbol	Parameter	Test Conditions	Type	Min.	Тур.	Max.	Units
Off Chara	cteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = -250 \mu A, V_{GS} = 0 V$	Q1 Q2	150 -150			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25 °C $I_D$ = -250 μA, referenced to 25 °C	Q1 Q2		98 122		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = -120 V, V <sub>GS</sub> = 0 V	Q1 Q2			1 -1	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			±100 ±100	nA nA

#### **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1	2.0	3.1	4.0	V
GS(tn)	Cate to course Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	Q2	-2.0	-3.0	-4.0	•
$\Delta V_{GS(th)}$		I <sub>D</sub> = 250 μA, referenced to 25 °C	Q1		-9		mV/°C
$\Delta T_{J}$	Temperature Coefficient	$I_D = -250 \mu A$ , referenced to 25 °C	Q2		-6		IIIV/ C
	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 2.4 \text{ A}$			124	155	
		$V_{GS} = 6 \text{ V}, I_D = 2 \text{ A}$	Q1		155	212	
r		$V_{GS} = 10 \text{ V}, I_D = 2.4 \text{ A}, T_J = 125 °C$			245	306	mΩ
r <sub>DS(on)</sub>		$V_{GS} = -10 \text{ V}, I_D = -0.9 \text{ A}$			930	1200	1115.2
		$V_{GS} = -6 \text{ V}, I_D = -0.8 \text{ A}$	Q2		1030	1400	
		$V_{GS} = -10 \text{ V}, I_D = -0.9 \text{ A}, T_J = 125 ^{\circ}\text{C}$			1682	2171	
0	Forward Transconductance	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 2.4 A	Q1		6.4		S
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = -10 \text{ V}, I_{D} = -0.9 \text{ A}$	Q2		0.75		3

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	Q1 V <sub>DS</sub> = 75 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2		279 162	395 230	pF
C <sub>oss</sub>	Output Capacitance	Q2	Q1 Q2		26 13	40 25	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -75 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHZ}$	Q1 Q2		1.4 0.6	5 5	pF
R <sub>g</sub>	Gate Resistance		Q1 Q2	0.1 0.1	0.6 3.3	1.5 8.3	Ω

## **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time	Q1	Q1 Q2	5.4 5.2	11 11	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 75 \text{ V, } I_{D} = 2.4 \text{ A,}$ $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$	Q1 Q2	1.3 1.6	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	Q2 V <sub>DD</sub> = -75 V, I <sub>D</sub> = -0.9 A,	Q1 Q2	9.1 7.4	18 15	ns
t <sub>f</sub>	Fall Time	$V_{GS} = -10 \text{ V, } R_{GEN} = 6 \Omega$	Q1 Q2	2.2 6.3	10 13	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } 6 \text{ V}$ $V_{DD} = 75 \text{ V}$ , $V_{DB} = 24 \text{ A}$	Q1 Q2	4.4 2.8	6.2 4.0	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 6 \text{ V}$ $V_{DD} = 75 \text{ V}$ , $V_{DS} = 0 \text{ V to } -6 \text{ V}$ $I_{D} = 2.4 \text{ A}$	Q1 Q2	2.9 1.8	4.1 2.6	nC
Q <sub>gs</sub>	Gate to Source Charge	Q2	Q1 Q2	1.3 0.8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = -75 V I <sub>D</sub> = -0.9 A	Q1 Q2	1.0 0.7		nC

## **Electrical Characteristics** T<sub>J</sub> = 25 °C unless otherwise noted.

**Parameter** 


	Drain-Sou	rce Diode Characteristics						
	V <sub>SD</sub>	Source-Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.4 \text{ A}$	(Note 2) (Note 2)	Q1 Q2	0.8 -0.9	1.3 -1.3	V
	t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 2.4 A, di/dt = 100 A/s	(11010 2)	Q1 Q2	50 44	80 71	ns
İ	Q <sub>rr</sub>	Reverse Recovery Charge	Q2 $I_F = -0.9 \text{ A, di/dt} = 100 \text{ A/s}$		Q1 Q2	43 68	69 109	nC

**Test Conditions** 


#### Notes

Symbol

1.  $R_{\theta JA}$  is determined with the device mounted on a  $1\text{in}^2$  pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 65 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 65 °C/W when mounted on a 1 in² pad of 2 oz copper

Type

Min.


Max.

Typ.

Units



c. 155 °C/W when mounted on a minimum pad of 2 oz copper



d. 155 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\,\mu s,$  Duty cycle < 2.0%.
- 3. Q1:  $E_{AS}$  of 24 mJ is based on starting  $T_J$  = 25  $^{o}C$ , L = 3 mH,  $I_{AS}$  = 4 A,  $V_{DD}$  = 150 V,  $V_{GS}$  = 10 V. 100% test at L = 0.1 mH,  $I_{AS}$  = 14 A.
- Q2:  $E_{AS}$  of 6 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = -2 A,  $V_{DD}$  = -150 V,  $V_{GS}$  = -10 V. 100% test at L = 0.1 mH,  $I_{AS}$  = -8 A.
- 4. Q1: Pulsed Id please refer to Fig 11 SOA graph for more details.
  - Q2: Pulsed Id please refer to Fig 24 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

## Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

## Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

## Typical Characteristics (Q1 N-Channel) T<sub>J</sub> = 25°C unless otherwise noted.




Figure 13. Junction-to-Case Transient Thermal Response Curve

## Typical Characteristics (Q2 P-Channel) T<sub>J</sub> = 25 °C unless otherwise noted




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

## Typical Characteristics (Q2 P-Channel) T<sub>.I</sub> = 25°C unless otherwise noted




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

## Typical Characteristics (Q2 P-Channel) T<sub>J</sub> = 25 °C unless otherwise noted







Figure 26. Junction-to-Case Transient Thermal Response Curve







#### 2.50±0.05 -0.30 (2X) PIN #1 (1.65) -(0.35)**IDENT** 4X $\langle A \rangle$ 0.755±0.05 (2X)-<sup>L</sup>0.163 (0.35)(0.25) 2X·0.32±0.05 (6X) 0.32±0.05 (2X) 0.10M C A B 0.05M C 5 0.35±0.05 0.35±0.05 (6X) (2X) 0.30 (4X) 0.65

**BOTTOM VIEW** 

#### RECOMMENDED LAND PATTERN

#### NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229.
  - B. DIMENSIONS ARE IN MILLIMETERS.
  - C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
  - D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY
  - E. DRAWING FILE NAME: MKT-MLP08Xrev2.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative