

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



August 2016

FDMC007N30D

Dual N-Channel PowerTrench® MOSFET

Q1:30 V, 11.6 m Ω ; Q2: 30 V, 6.4 m Ω

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 11.6 m Ω at V_{GS} = 10 V, I_D = 10 A
- Max $r_{DS(on)}$ = 13.3 m Ω at V_{GS} = 4.5 V, I_D = 9 A

Q2: N-Channel

- Max $r_{DS(on)}$ = 6.4 m Ω at V_{GS} = 10 V, I_D = 16 A
- Max $r_{DS(on)}$ = 7.0 m Ω at V_{GS} = 4.5 V, I_D = 15 A
- RoHS Compliant





General Description

This device includes two specialized N-Channel MOSFETs in a dual power33(3mm X 3mm MLP) package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous MOSFET (Q2) have been designed to provide optimal power efficiency.

Applications

- Mobile Computing
- Mobile Internet Devices
- General Purpose Point of Load





MOSFET Maximum Ratings T_C = 25°C unless otherwise noted.

Symbol	Parameter	•		Q1	Q2	Units
V_{DS}	Drain to Source Voltage			30	30	V
V_{GS}	Gate to Source Voltage		(Note 4)	±12	±12	V
	Drain Current -Continuous	T _C = 25 °C	(Note 6)	29	46	
	-Continuous	T _C = 100 °C	(Note 6)	18	29	_
I _D	-Continuous	T _A = 25 °C	(Note 1a)	10 ^{1a}	16 ^{1b}	A
	-Pulsed		(Note 5)	113	302	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	24	54	mJ
D	Power Dissipation for Single Operation	T _A = 25°C		1.9 ^{1a}	2.5 ^{1b}	W
P_{D}	Power Dissipation for Single Operation	T _A = 25°C		0.7 ^{1c}	1.0 ^{1d}	VV
T _J , T _{STG}	Operating and Storage Junction Temperature	Operating and Storage Junction Temperature Range			+150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	8.2	6.1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	65 ^{1a}	50 ^{1b}	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	180 ^{1c}	125 ^{1d}	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC7N30D	FDMC007N30D	Power 33	13"	12 mm	3000 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Type	Min.	Тур.	Max.	Units
Off Chara	cteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = 250 \mu A, V_{GS} = 0 V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25°C I_D = 250 μA, referenced to 25°C	Q1 Q2		15 16		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q1 Q2			1 1	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±12 V, V _{DS} = 0 V	Q1 Q2			±100 ±100	nA nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1 Q2	1.0 1.0	1.3 1.8	3.0 3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25°C I_D = 250 μA, referenced to 25°C	Q1 Q2		-4 -4		mV/°C
	Static Drain to Source On Desigtance	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 9 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}, T_J = 125^{\circ}\text{C}$	Q1		7.7 8.9 10.8	11.6 13.3 16.3	 0
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 16 A V _{GS} = 4.5 V, I _D = 15 A V _{GS} = 10 V, I _D = 16 A, T _J = 125°C	Q2		4.4 5.4 6.2	6.4 7.0 9.0	- mΩ
g _{FS}	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 10 \text{ A}$ $V_{DD} = 5 \text{ V}, I_{D} = 16 \text{ A}$	Q1 Q2		46 70		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHZ	Q1 Q2		792 1685	1110 2360	pF
C _{oss}	Output Capacitance		Q1 Q2		230 467	325 655	pF
C _{rss}	Reverse Transfer Capacitance		Q1 Q2		20 36	30 50	pF
R _g	Gate Resistance		Q1 Q2	0.1 0.1	2.0 1.2	4.0 2.4	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	Q1		Q1 Q2	1		14 20	ns
t _r	Rise Time		V_{DD} = 15 V, I_{D} = 10 A, V_{GS} = 10 V, R_{GEN} = 6 Ω			<u>?</u> }	10 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2 V _{DD} = 15 V, I _D = 16 A, V _{GS} = 10 V, R _{GEN} = 6 Ω		Q1 Q2	1 2	-	33 39	ns
t _f	Fall Time			Q1 Q2	2		10 10	ns
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V		Q1 Q2	1 2	_	17 34	nC
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 4.5 V	V _{DD} = 15 V, I _D = 10 A	Q1 Q2	5	-	7.7 16	nC
Q _{gs}	Gate to Source Charge		Q2 V = 15 V	Q1 Q2	1 4	-		nC
Q _{gd}	Gate to Drain "Miller" Charge		V _{DD} = 15 V I _D = 16 A	Q1 Q2	1 2			nC

Electrical Characteristics T_J = 25°C unless otherwise noted.

Parameter

Drain-S	Source Diode Characteristics						
V _{SD} Source-Drain Diode Forward		$V_{GS} = 0 \text{ V, } I_{S} = 10 \text{ A}$	(Note 2)	Q1	0.85	1.2	
	Source-Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.5 A V _{GS} = 0 V, I _S = 16 A	(Note 2) (Note 2)	Q1 Q2	0.75 0.83	1.2 1.2	V
		$V_{GS} = 0 \text{ V, } I_{S} = 2 \text{ A}$	(Note 2)	Q2	0.73	1.2	
t _{rr}	Reverse Recovery Time	Q1 $I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$		Q1 Q2	17 27	31 42	ns
Q _{rr}	Reverse Recovery Charge	Q2 $I_F = 16 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$		Q1 Q2	5 10	10 20	nC


Test Conditions

Symbol

1. $R_{\theta JA}$ is determined with the device mounted on a 1in^2 pad 2 oz copper pad on a 1.5×1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a.65 °C/W when mounted on a 1 in² pad of 2 oz copper



b.50 °C/W when mounted on a 1 in² pad of 2 oz copper

Min.

Typ.


Type

Max.

Units



c. 180 °C/W when mounted on $\,a$ minimum pad of 2 oz copper



d. 125 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
 3. Q1: E_{AS} of 24 mJ is based on starting T_J = 25 $^{\circ}$ C, L = 3 mH, I_{AS} = 4 A, V_{DD} = 30 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 13 A. Q2: E_{AS} of 54 mJ is based on starting T_J = 25 $^{\circ}$ C, L = 3 mH, I_{AS} = 6 A, V_{DD} = 30 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 22 A.
 4. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.
 5. Pulsed Id please refer to Fig 11 and Fig. 24 SOA graph for more details.
 6. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics (Q1 N-Channel) T_{.I} = 25°C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted.




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q2 N-Channel) T_{.I} = 25°C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted.






Figure 26. Junction-to-Ambient Transient Thermal Response Curve

THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION FOR JOBS TO BE EXECUTED IN CONFORMITY WITH SUCH PROPOSALS UNLESS THE CONSENT OF SAID FAIRCHILD SEMICONDUCTOR CORPORATION HAS PREVIOUSLY BEEN OBTAINED. NO PART OF THIS DRAWING SHALL BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED. THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.


	REVISIONS										
ΣR	DESCRIPTION	EDCN	DATE	BY/APP'D							
Α	RELEASE TO DOCUMENT CONTROL		01-08-2008	LY Lim							





0.8 MAX // 0.10 C 0.08 C 0.85 SEATING SIDE VIEW

RECOMMENDED LAND PATTERN



BOTTOM VIEW

NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- C. DRAWING FILE NAME: MLPO8NREVA

APPROVALS	DATE	FAIR		7 -		
	01-8-2008	SEMICO		Bayar 11900	n Lepas, FIZ, O, Penang, Malo	aysia.
	01-8-2008		01 D	MI D NO	N IEDEO	
ENGR. CHK David	01-8-2008				N JEDEC,	
			DUF	AL 3.0MI	M SQUARE	
PROJECTIO	N _	SCALE	SIZE	DRAWING NUMBER		REV
	N/A	N/A	MKT-	-MLP08N	1	
INCH [MM]		DO NOT	SCALE	DRAWING	SHEET 1 of	1

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative