

Dual, N & P-Channel, Digital FET FDC6321C

General Description

These dual N & P Channel logic level enhancement mode field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on–state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors in load switching applications. Since bias resistors are not required this dual digital FET can replace several digital transistors with different bias resistors.

Features

- N-Channel 0.68 A, 25 V R_{DS(ON)} = 0.45 Ω @ V_{GS} = 4.5 V
- P-Channel -0.46 A, -25 V $R_{DS(ON)} = 1.1 \Omega @ V_{GS} = -4.5 V$
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits. V_{GS(th)} < 1.0 V.
- Gate-Source Zener for ESD Ruggedness. >6 kV Human Body Model
- Replace Multiple Dual NPN & PNP Digital Transistors
- This is a Pb-Free Device

N-Channel					
V _{DSS} R _{DS(ON)} MAX I _D MAX					
25 V	0.45 Ω @ 4.5 V	0.68 A			

P-Channel					
V _{DSS} R _{DS(ON)} MAX I _D MAX					
-25 V	1.1 Ω @ -4.5 V	-0.46 A			



TSOT23 6-Lead SUPERSOT™-6 CASE 419BL


MARKING DIAGRAM



321 = Specific Device Code
 M = Assembly Operation Month
 Pb-Free Package

(Note: Microdot may be in either location)

PINOUT



ORDERING INFORMATION

Device	Package	Shipping [†]
FDC6321C	TSOT-23-6	3000 /
	(Pb-free)	Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

FDC6321C

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Paran	neter	N-Channel	P-Channel	Unit
V_{DSS}, V_{CC}	Drain-Source Voltage, Power Supply Voltage		25	-25	V
V_{GSS}, V_{IN}	Gate-Source Voltage		8	-8	V
I _D , I _O	Drain/Output Current	- Continuous	0.68	-0.46	Α
		- Pulsed	2	-1.5	Α
P_{D}	Power Dissipation	(Note 1a)	0.9 0.7		W
		(Note 1b)			W
T _J , T _{STG}	Operating and Storage T	emperature Range	-55 to +150		
ESD	Electrostatic Discharge Human Body Model (10	Rating MIL-STD-883D 0 pF / 1500 Ω)	6		kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
R _θ JA	Thermal Resistance, Junction-to-Ambient (Note 1a)	140	°C/W
Rejc	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$\begin{array}{l} V_{GS} = 0 \; V, \; I_D = 250 \; \mu A \\ V_{GS} = 0 \; V, \; I_D = -250 \; \mu A \end{array}$	N-Ch P-Ch	25 -25	- -	- -	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA,Referenced to 25°C I_D = -250 μA,Referenced to 25°C	N-Ch P-Ch	- -	26 -22	- -	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^{\circ}\text{C}$	N-Ch	1 1	- -	1 10	μΑ
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$	P-Ch	1 1	- -	–1 –10	nA
I _{GSS}	Gate-Body Leakage Current	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$	N-Ch P-Ch	ı	-	100 –100	nA
ON CHARA	ACTERISTICS (Note 2)						
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C I_D = -250 μA, Referenced to 25°C	N-Ch P-Ch	- -	-2.6 2.1	-	mV/°C
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$ $V_{DS} = V_{GS}, I_D = -250 \mu A$	N-Ch P-Ch	0.65 -0.65	0.8 -0.86	1.5 -1.5	V
R _{DS(on)}	Static Drain–Source On–Resistance	$\begin{split} &V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A} \\ &V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A}, T_J = 125^{\circ}\text{C} \\ &V_{GS} = 2.7 \text{ V}, I_D = 0.25 \text{ A} \\ &V_{GS} = -4.5 \text{ V}, I_D = -0.5 \text{ A} \\ &V_{GS} = -4.5 \text{ V}, I_D = -0.5 \text{ A}, T_J = 125^{\circ}\text{C} \\ &V_{GS} = -2.7 \text{ V}, I_D = -0.25 \text{ A} \end{split}$	N-Ch N-Ch N-Ch P-Ch P-Ch	1 1 1 1 1	0.33 0.51 0.44 0.87 1.21 1.22	0.45 0.72 0.6 1.1 1.8 1.5	Ω
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	N-Ch P-Ch	1 -1	_ _	- -	Α
9 _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 0.5 \text{ A}$ $V_{DS} = -5 \text{ V}, I_D = -0.5 \text{ A}$	N-Ch P-Ch	- -	1.45 0.8	- -	S

FDC6321C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Unit
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	N-Channel V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch P-Ch	_ _	50 63	_ _	pF
C _{oss}	Output Capacitance	P-Channel	N-Ch P-Ch	-	28 34	_ _	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	N-Ch P-Ch	-	9 10	_ _	pF
SWITCHIN	G CHARACTERISTICS (Note 2)						
t _{d(on)}	Turn-On Delay Time	N-Channel V _{DD} = 6 V, I _D = 0.5 A,	N-Ch P-Ch	-	3 7	6 20	ns
t _r	Turn-On Rise Time	V_{GS} = 4.5 V, R _{GEN} = 50 Ω	N-Ch P-Ch	-	8 9	16 18	ns
t _{d(off)}	Turn-Off Delay Time	P-Channel V _{DD} = -6 V, I _D = -0.5 A,	N-Ch P-Ch	- -	17 55	30 110	ns
t _f	Turn-Off Fall Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 50 \Omega$	N-Ch P-Ch	_ _	13 35	25 70	ns
Qg	Total Gate Charge	N-Channel $V_{DS} = 5 \text{ V}, I_D = 0.5 \text{ A}, V_{GS} = 4.5 \text{ V}$	N-Ch P-Ch	-	1.64 1.1	2.3 1.5	nC
Q_{gs}	Gate-Source Charge	P-Channel V _{DS} = -5 V, I _D = -0.25 A, V _{GS} = -4.5 V	N-Ch P-Ch	-	0.38 0.32	<u>-</u> -	nC
Q_{gd}	Gate-Drain Charge	V _{DS} = -5 v, I _D = -0.25 A, v _{GS} = -4.5 v	N-Ch P-Ch	- -	0.45 0.25	- -	nC
DRAIN-SC	URCE DIODE CHARACTERISTI	CS AND MAXIMUM RATINGS					
I _S	Maximum Continuous Drain-Source Diode Forward Current		N-Ch P-Ch	-	_ _	0.3 -0.5	Α
V _{SD}	Drain-Source Diode Forward Voltage (Note 2)	$\begin{array}{c} V_{GS} = 0 \; V, \; I_S = 0.5 \; A \\ V_{GS} = 0 \; V, \; I_S = 0.5 \; A, \; T_J = 125 ^{\circ} C \\ V_{GS} = 0 \; V, \; I_S = -0.5 \; A \\ V_{GS} = 0 \; V, \; I_S = -0.5 \; A, \; T_J = 125 ^{\circ} C \end{array}$	N-Ch N-Ch P-Ch P-Ch	- - - -	0.83 0.69 -0.89 -0.75	1.2 0.85 –1.2 –0.85	V


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R_{0JA} is the sum of the junction–to–case and case–to–ambient thermal resistance where thecase thermal reference is defined as the solder

mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 140°C/W on a 0.125 in² pad of 2 oz. copper.



2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0 %.

TYPICAL CHARACTERISTICS: N-CHANNEL




Figure 1. On-Region Characteristics




Figure 3. On–Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS: N-CHANNEL (continued)




Figure 7. Gate Charge Characteristics




Figure 9. Maximum Safe Operating Area




Figure 8. Capacitance Characteristics




Figure 10. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS: P-CHANNEL




Figure 11. On-Region Characteristics




Figure 13. On–Resistance Variation with Temperature




Figure 15. Transfer Characteristics




Figure 12. On–Resistance Variation with Drain Current and Gate Voltage




Figure 14. On–Resistance Variation with Gate–to–Source Voltage




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS: P-CHANNEL (continued)




Figure 17. Gate Charge Characteristics




Figure 18. Capacitance Characteristics




Figure 19. Maximum Safe Operating Area




Figure 20. Single Pulse Maximum Power Dissipation





Figure 21. Transient Thermal Response Curve

Note: Thermal characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.





SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




TSOT23 6-Lead CASE 419BL **ISSUE A**


DATE 31 AUG 2020





e1





NOTES:

SIDE VIEW


O \ / \ 4 \ 4

SYMM
မ
0.95
.00 MIN
2.60
l

1.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.



1.90 BSC

0.60 REF

0.40

0.60 10°

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. CONTROLLING DIMENSION: MILLIMETERS
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR GATE BURRS. MOLD FLASH,

PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE

e1

L1

L2

θ

0.20

0°

4. SEATING PLANE IS DEFINED BY THE TERMINALS.

DETERMINED AT DATUM H.

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

= Date Code M

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative