# MOSFET - Power, Single N-Channel <br> 80 V, $1.25 \mathrm{~m} \Omega, 348 \mathrm{~A}$ 

## NVMTSC1D3N08M7

## Features

- Small Footprint (8x8 mm) for Compact Design
- Low $\mathrm{R}_{\mathrm{DS}(\text { on })}$ to Minimize Conduction Losses
- Low $\mathrm{Q}_{\mathrm{G}}$ and Capacitance to Minimize Driver Losses
- New Power 88 Dual Cool Package
- AEC-Q101 Qualified and PPAP Capable
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant
- Wettable Flank Plated Option For Enhanced Optical Inspection

MAXIMUM RATINGS $\left(T_{J}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Parameter |  |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-to-Source Voltage |  |  | $\mathrm{V}_{\text {DSS }}$ | 80 | V |
| Gate-to-Source Voltage |  |  | $\mathrm{V}_{\mathrm{GS}}$ | $\pm 20$ | V |
| Continuous Drain Current $\mathrm{R}_{\text {өJCB }}$ (Notes 1, 3) | Steady State | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | ID | 348 | A |
|  |  | $\mathrm{T}_{\mathrm{C}}=100^{\circ} \mathrm{C}$ |  | 246 |  |
| Power Dissipation <br> $\mathrm{R}_{\text {өJCB }}$ (Note 1) |  | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{D}}$ | 287 | W |
|  |  | $\mathrm{T}_{\mathrm{C}}=100^{\circ} \mathrm{C}$ |  | 144 |  |
| Continuous Drain Current $\mathrm{R}_{\theta \mathrm{JA}}$ (Notes 1, 2, 3) | Steady State | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | ID | 46 | A |
|  |  | $\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}$ |  | 33 |  |
| Power Dissipation $\mathrm{R}_{\text {өJA }}$ (Notes 1, 2) |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{D}}$ | 5.1 | W |
|  |  | $\mathrm{T}_{\mathrm{A}}=100^{\circ} \mathrm{C}$ |  | 2.6 |  |
| Pulsed Drain Current | $\mathrm{T}_{\mathrm{A}}=25$ | , $\mathrm{t}_{\mathrm{p}}=10 \mu \mathrm{~s}$ | IDM | 900 | A |
| Operating Junction and Storage Temperature Range |  |  | $\mathrm{T}_{\mathrm{J},} \mathrm{T}_{\text {stg }}$ | $\begin{gathered} -55 \mathrm{to} \\ +175 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Source Current (Body Diode) |  |  | Is | 239 | A |
| Single Pulse Drain-to-Source Avalanche Energy ( $\mathrm{L}_{\mathrm{L}(\mathrm{pk})}=28.2 \mathrm{~A}$ ) |  |  | $\mathrm{E}_{\text {AS }}$ | 2228 | mJ |
| Lead Temperature for Soldering Purposes ( $1 / 8^{\prime \prime}$ from case for 10 s ) |  |  | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Junction-to-Case Bottom - Steady State | $\mathrm{R}_{\theta \mathrm{JCB}}$ | 0.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Top - Steady State | $\mathrm{R}_{\theta \mathrm{JCT}}$ | 0.81 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient - Steady State (Note 2) | $\mathrm{R}_{\theta \mathrm{JA}}$ | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. Surface-mounted on FR4 board using a $650 \mathrm{~mm}^{2}$, 2 oz. Cu pad.
3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

ON Semiconductor ${ }^{\text {® }}$
www.onsemi.com

| $\mathbf{V}_{\text {(BR)DSS }}$ | $\mathbf{R}_{\mathrm{DS}(\mathbf{O N})}$ MAX | $\mathbf{I}_{\mathrm{D}}$ MAX |
| :---: | :---: | :---: |
| 80 V | $1.25 \mathrm{~m} \Omega @ 10 \mathrm{~V}$ | 348 A |

G (1)


N-CHANNEL MOSFET


1D3N08M = Specific Device Code
A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

## ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\right.$ unless otherwise specified)


ON CHARACTERISTICS (Note 4)

| Gate Threshold Voltage | $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}$ | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ |  | 2.0 |  | 4.0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Threshold Temperature Coefficient | $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})} / \mathrm{T}_{\mathrm{J}}$ |  |  | V |  |  |
| Drain-to-Source On Resistance | $\mathrm{R}_{\mathrm{DS}(\text { on })}$ | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ |  | 0.97 | 1.25 |
| Forward Transconductance | $\mathrm{g}_{\mathrm{FS}}$ | $\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ |  | 253 | $\mathrm{~m} \Omega$ |  |

CHARGES, CAPACITANCES \& GATE RESISTANCE

| Input Capacitance | $\mathrm{Cl}_{\text {ISS }}$ | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DS}}=40 \mathrm{~V}$ | 14530 | pF |
| :---: | :---: | :---: | :---: | :---: |
| Output Capacitance | Coss |  | 2047 |  |
| Reverse Transfer Capacitance | $\mathrm{C}_{\text {RSS }}$ |  | 106 |  |
| Total Gate Charge | $\mathrm{Q}_{\mathrm{G}(\mathrm{TOT})}$ | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=40 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ | 196 | nC |
| Threshold Gate Charge | $\mathrm{Q}_{\mathrm{G}(\mathrm{TH})}$ | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=40 \mathrm{~V} ; \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}$ | 37.3 |  |
| Gate-to-Source Charge | $Q_{G S}$ |  | 68.3 |  |
| Gate-to-Drain Charge | $\mathrm{Q}_{\mathrm{GD}}$ |  | 36.4 |  |
| Plateau Voltage | $\mathrm{V}_{\mathrm{GP}}$ |  | 4.82 | V |

SWITCHING CHARACTERISTICS (Note 5)

| Turn-On Delay Time | $\mathrm{t}_{\mathrm{d}(\mathrm{ON})}$ | $\begin{gathered} \mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=40 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{D}}=80 \mathrm{~A}, \mathrm{R}_{\mathrm{G}}=2.5 \Omega \end{gathered}$ | 39.9 | ns |
| :---: | :---: | :---: | :---: | :---: |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ |  | 29.0 |  |
| Turn-Off Delay Time | $\mathrm{t}_{\mathrm{d} \text { (OFF) }}$ |  | 80.9 |  |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ |  | 32.8 |  |

DRAIN-SOURCE DIODE CHARACTERISTICS

| Forward Diode Voltage | $\mathrm{V}_{\text {SD }}$ | $\begin{aligned} & V_{G S}=0 \mathrm{~V}, \\ & I_{S}=80 \mathrm{~A} \end{aligned}$ | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | 0.80 | 1.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ | 0.68 |  |  |
| Reverse Recovery Time | $\mathrm{t}_{\mathrm{RR}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{dIS} / \mathrm{dt}=100 \mathrm{~A} / \mathrm{us}, \\ \mathrm{I}_{\mathrm{S}}=80 \mathrm{~A} \end{gathered}$ |  | 80.3 |  | ns |
| Charge Time | $\mathrm{ta}_{\mathrm{a}}$ |  |  | 50 |  |  |
| Discharge Time | $\mathrm{t}_{\mathrm{b}}$ |  |  | 30 |  |  |
| Reverse Recovery Charge | $\mathrm{Q}_{\mathrm{RR}}$ |  |  | 152 |  | nC |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Pulse Test: pulse width $\leq 300 \mu \mathrm{~s}$, duty cycle $\leq 2 \%$.
5. Switching characteristics are independent of operating junction temperatures.

## NVMTSC1D3N08M7

TYPICAL CHARACTERISTICS


Figure 1. On-Region Characteristics



Figure 3. On-Resistance vs. Gate-to-Source Voltage


Figure 5. On-Resistance Variation with Temperature


Figure 2. Transfer Characteristics


Figure 4. On-Resistance vs. Drain Current and Gate Voltage


Figure 6. Drain-to-Source Leakage Current vs. Voltage

## NVMTSC1D3N08M7

TYPICAL CHARACTERISTICS


Figure 7. Capacitance Variation


Figure 9. Resistive Switching Time Variation vs. Gate Resistance


Figure 11. Maximum Rated Forward Biased Safe Operating Area


Figure 8. Gate-to-Source vs. Total Charge


Figure 10. Diode Forward Voltage vs. Current


Figure 12. Maximum Drain Current vs. Time in Avalanche

## NVMTSC1D3N08M7

## TYPICAL CHARACTERISTICS



Figure 13. Thermal Response

DEVICE ORDERING INFORMATION

| Device | Marking | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| NVMTSC1D3N08M7TXG | 1D3N08M | DFNW8 <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

FRONT VIEW


RECOMMENDED LAND PATTERN
(For additional information on our Pb -free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.)


NOTES:

1. DIMENSIONING \& TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS
5. SEATING PLANE IS DEFINED BY THE TERMINALS.
"A1" IS DEFINED AS THE DISTANCE FROM THE SEATING
PLANE TO THE LOWEST POINT ON THE PACKAGE BODY

| DIM | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | 0.82 | 0.92 | 1.02 |
| A1 | 0.00 | --- | 0.05 |
| b | 0.90 | 1.00 | 1.10 |
| b1 | 0.35 | 0.45 | 0.55 |
| c | 0.23 | 0.28 | 0.33 |
| D | 8.20 | 8.30 | 8.40 |
| D1 | 7.90 | 8.00 | 8.10 |
| D2 | 6.80 | 6.90 | 7.00 |
| D3 | 6.90 | 7.00 | 7.10 |
| D4 | 4.90 | 5.05 | 5.20 |
| D5 | 1.85 REF |  |  |
| E | 8.30 | 8.40 | 8.50 |
| E1 | 7.80 | 7.90 | 8.00 |
| E2 | 5.24 | 5.34 | 5.44 |
| E3 | 0.25 | 0.35 | 0.45 |
| E4 | 6.08 | 6.23 |  | $6^{6.38}$.

TThis information is generic. Please refer to
device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON95711G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TDFNW8 8.3x8.4, 2P, DUAL COOL, OPTION 2 | PAGE 1 OF 1 |

[^0]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

