

Type-C CC with High Speed Digital (HSD) Port Protection Switch

FUSB252

Description

The FUSB252 is an integrated port protection switch for USB Type- $C^{\scriptsize (B)}$ applications. This product will protect HSD+/- and CCx pins when stressed with voltages up to 20 V. Over-Voltage Protection (OVP) at 5.8 V typical will protect the system for Electrical Overstress (EOS) damage. With a fully integrated USB 2.0 switch for HSD+/-, this product can be easily integrated into existing solutions. The HSD switches can pass USB 2.0 signals with bandwidth 1 GHz to maintain signal integrity and eye compliance.

The CC switches have very low RON of 0.3 Ω to minimize signal attenuation. The FUSB252 also provides Dead Battery support per the Type-C specification Additional features include Under-Voltage Lockout (UVLO) and thermal shutdown.

Features

- Fully Type-C Port Protection
- Supports USB Type-C Specification 1.2
- $V_{CC} 0 V 5.5 V$
- 20 V DC Protection on V_{CC}
- 16 V DC Protection on HSD Port
- V_{DD} Operating Range, 2.7 V 5.5 V
- Current Capability: 1 A
- CC R_{ON}: 0.3 Ω Typical
- HSD R_{ON}: 5 Ω Typical
- Wide -3 db Bandwidth: 1 GHz
- Low Power Operation: $I_{CC} = 9 \mu A$ Typical
- Dead Battery Support (UFP Support when No Power Applied)
- CC Over-Voltage Protection: Typical = 5.6 V
- This is a Pb-Free Device

Applications

- Smartphones
- Tablets
- Laptops



UQFN16 1.8 x 2.6, 0.4P CASE 523BF

MARKING DIAGRAM

UZ&K &2&Z

UZ = Device Code

&K = 2-Digit Lot Run Traceability Code

&2 = 2-Digit Date Code&Z = Assembly Location

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.




Figure 1. Typical Application

ORDERING INFORMATION

Part Number	Operating Temperature Range	Package	Top Mark	Shipping†
FUSB252UMX	−40 to 85°C	16-Lead Ultrathin Molded Leadless Package (UMLP) 1.8 x 2.6 mm	UZ	5000 / Tape and Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

BLOCK DIAGRAM




Figure 2. Block Diagram

REFERENCE SCHEMATIC




Figure 3. Reference Schematic

PIN CONFIGURATIONS




Figure 4. Pin Assignment (Top Through View)

Figure 5. Pin Assignment (Bottom View)

PIN DESCRIPTION

Bump	Name	Туре	Description				
POWER INTERFACE							
13	VDD	Power	Power				
5, 14	GND	Ground	Ground				
USB TYPE-C C	ONNECTOR INTE	RFACE INPUT					
15, 16	VICC1, 2	Input	Type C CC Interface OVP protection input, Connect to connector				
USB TYPE-C C	ONNECTOR INTE	RFACE OUTPUT					
1, 2	VOCC1, 2	Output	Type C CC Interface output. Connect to controller				
USB HIGH SPE	ED DATA INTERF	ACE					
3	HSD+	I/O	Common High Speed Digital / USB Data Bus				
4	HSD-	I/O	Common High Speed Digital / USB Data Bus				
12	HSD1+	I/O	Multiplexed Source Input 1				
11	HSD1-	I/O	Multiplexed Source Input 1				
10	HSD2+	I/O	Multiplexed Source Input 2				
9	HSD2-	I/O	Multiplexed Source Input 2				
SIGNAL INTERF	SIGNAL INTERFACE						
7	/OE	I/O	Switch Enable				
6	SEL	I/O	Switch Select				
8	INTB/FLAGB	Output	OVP Interrupt Flag				

Table 1. CC SWITCH TRUTH TABLE CONFIGURATION

V _{DD}	V _{ICC} Voltage	CC Switch Configuration
0 V - UVLO (Not Valid)	0 V – 5.8 V	OFF Dead Battery Rd Inserted
	5.8 V to 20 V	OFF Dead Battery Rd Inserted
2.7 V – 5.5 V (Valid)	0 V - 5.8 V	On
	5.8 V to 20 V	OFF (OVP)

Table 2. CC SWITCH TRUTH TABLE CONFIGURATION

/OE	SEL	VDD	HSD+ / HSD-	CC
1	0	Not Valid	X (Open/High-Z)	Dead Battery
0	0	Not Valid	X (Open/High-Z)	Dead Battery
1	Х	Valid	X (Open/High-Z)	On
0	0	Valid	HSD1+ / HSD1-	On
0	1	Valid	HSD2+ / HSD2-	On

ABSOLUTE MAXIMUM RATINGS

Symbol		Min	Max	Unit		
V _{VDD}	Supply Voltage from V _{DD}	-0.5	12.0	V		
V _{VICC}	V _{ICCx} , to GND	-0.5	24	V		
V _{SW}	V _{HSD±} , to GND			-5	16	V
V _{OCC} , V _{SW}	V _{OCCx} V _{HSDx±} to GND			-0.5	6	V
V _{CONTROL}	DC Input Voltage (S, /OE)			-0.5	V_{VDD}	V
I _{CCSW}	DC CC Switch Current				1.25	Α
I _{USBSW}	DC Output Current				100	mA
I _{IK}	DC Input Diode Current			-50		mA
T _{STORAGE}	Storage Temperature Range			-65	+150	°C
T_J	Maximum Junction Temperature				+150	°C
T_L	Lead Temperature (Soldering, 1	0 seconds)			+260	°C
ESD	IEC 61000-4-2 System ESD	Connector Pins (V _{VDD} , V _{ICCx} , V _{HSD±})	Air Gap	15		kV
			Contact	8		7
	IEC 61000-4-5 Surge ESD	V _{ICCx} to GND	•	-24	24	V
		V _{HSD±} to GND		-16	16	V
	Human Body Model, JEDEC			4		kV
	JESD22-A114	External Pins to GND (V _{HSD±} , V _{ICCx})				
	System Side Pin (V _{HSDx±} , V _{OCCx} , S, /OE, FLAGB)		.AGB)	2		
	Charged Device Model, JEDEC LESD22-C101	All Pins		1		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V_{VDD}	Supply Voltage	2.7	4.2	5.5	V
V _{ICC}	Type C Input Voltage	0		5.5	V
Vocc	Type C Output Voltage	0		5.5	V
I _{CCSW}	Maximum CC Switch Current			1	Α
V _{CNTRL}	Control Input Voltage (SEL, /OE)	-0.5		V_{VDD}	V
V_{SW}	HSD/USB Switch I/O Voltage	-0.5		4.5	V
T _A	Operating Temperature	-40		+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC CHARACTERISTICS (Unless otherwise specified: Recommended T_A and T_J temperature ranges. All typical values are at $T_A = 25^{\circ}\text{C}$ and $V_{DD} = 4.2 \text{ V}$ unless otherwise specified.)

	Characteristic	V _{DD} (V)		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$			
Symbol			Conditions	Min	Тур	Max	Unit
BASIC OP	ERATION DEVICE						
I _{CC}	Quiescent Supply Current	2.7 to 5.5	/OE = L, I _{OUT} = 0		9		μΑ
			/OE = H, I _{OUT} = 0		9		
I _{OFF}	Power-Off Leakage Current	0			3		μΑ
BASIC OP	ERATION CC SWITCH						
I _{SD(DB)}	Dead Battery Supply Current	0 to UVLO	Dead Battery State Supply Current		15		μΑ
R _{ON}	CC Path On Resistance	2.7 to 5.5	I _{OUT} = 200 mA		350	480	mΩ
V _{OV_TRIP}	Input OVP Lockout	2.7 to 5.5	V _{ICC} Rising		5.65	6.20	V
			V _{ICC} Falling		5.3		
V _{OV_HYS}	Input OVP Hysteresis	2.7 to 5.5			0.35		V
V _{UVLO}	Under-Voltage Lockout	2.7 to 5.5	V _{DD} Rising		2.55	2.70	V
			V _{DD} Falling		2.5		
TSD	Thermal Shutdown (Note 1)		Shutdown Threshold		150		°C
			Return from Shutdown		130		
			Hysteresis		20		
Rd	Dead Battery Pull-Down Resistance	0 to UVLO	Dead Battery Resistance	4.08	5.10	6.12	kΩ
			Voltage on Pin	0.25		2.6	V
BASIC OP	ERATION HSD SWITCH						
V _{OV_TRIP}	Input OVP Lockout	2.7 to 5.5	V _{HSD±} Rising		4.4	5.0	V
			V _{HSD±} Falling		4.1		
V _{OV_HYS}	Input OVP Hysteresis	2.7 to 5.5			0.3		V
V _{UV_TRIP}	Input Under-Voltage Lockout	2.7 to 5.5			-1.2		V
V _{IH}	Input Voltage High	2.7 to 5.5		1.3			V
V _{IL}	Input Voltage Low	2.7 to 5.5				0.5	V
I _{IN}	Control Input Leakage	2.7 to 5.5	V _{SW} = 0 to V _{DD}		0.1		μΑ
I _{OZ}	Off State Leakage	4.2	0 ≤ HSDn ≤ 3.6 V		2		μΑ
		4.2	$\begin{array}{l} 0 \leq \text{HSD1n}_{\pm}, \\ \text{HSD2n}_{\pm} \leq 3.6 \text{ V} \end{array}$		100		nA
R _{ON}	HS Switch On Resistance	4.2	$V_{SW} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		5		Ω
ΔR_{ON}	HS Delta R _{ON}	4.2	$V_{SW} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		0.1		Ω

^{1.} Guaranteed by characterization, not production tested.

AC CHARACTERISTICS (Unless otherwise specified: Recommended T_A and T_J temperature ranges. All typical values are at $T_A = 25^{\circ}\text{C}$ and $V_{DD} = 3.8 \text{ V}$ unless otherwise specified.)

				$T_A = -40^{\circ}\text{C to } +85^{\circ}$ $T_J = -40^{\circ}\text{C to } +125^{\circ}$			
Symbol	Characteristic	$V_{DD}(V)$	Conditions	Min	Тур	Max	Unit
CC SWITC	CH TIMING PARAMETER		•				
t _{OVP}	Response Time (Note 2)	2.7 to 5.5	I _{OUT} = 0.2 A, C _L = 200 pF, V _{ICCx} 5 V to 6 V		0.5	1.0	μs
t _{ON}	Turn-On Time		V _{DD} Rising 2 V to 3 V		25		ms
T _{MBB}	Make-Before-Break	2.7 to 5.5	V _{DD} Rising 2 V to 3 V		600		ns
CC SWITC	CH CAPACITANCE						
C _{ON}	Switch Path On Capacitance (Note 2)	2.7 to 5.5			100		pF
CC SWITC	CH BANDWIDTH			-			
BW	PD Traffic Bandwidth (Note 2)	2.7 to 5.5	$R_L = 50 \Omega$, $C_L = 200 pF$		25		MHz
HSD SWIT	CH TIMING PARAMETER			-			
t _{OVP}	Response Time (Note 2)	2.7 to 5.5	$I_{OUT} = 0.2 \text{ A}, V_{D\pm} 4 \text{ V to 5V}$		0.5	1.0	μs
t _{ON}	Turn-On Time, /OE to Output (Note 2)	2.7 to 5.5	$\begin{aligned} R_L &= 50 \ \Omega, \ C_L = 5 \ pF, \\ V_{SW} &= 0.8 \ V \end{aligned}$		25		ms
t _{OFF}	Turn-Off Time, /OE to Output (Note 2)	2.7 to 5.5	$\begin{aligned} R_L &= 50 \ \Omega, \ C_L = 5 \ \text{pF}, \\ V_{SW} &= 0.8 \ \text{V} \end{aligned}$		100	400	ns
t _{PD}	Propagation Delay (Note 2)	2.7 to 5.5	$R_L = 50 \Omega$, $C_L = 5 pF$		0.25		ns
T _{BBM}	Break-Before-Make (Note 2)	2.7 to 5.5	$\begin{aligned} R_L &= 50~\Omega,~C_L = 5~pF,\\ V_{SWx} &= 0.8~V~SEL = H \leftrightarrow L \end{aligned}$		100		μS
O _{IRR}	Off Isolation	2.7 to 5.5	R _L = 50 Ω, f = 240 MHz		-25		dB
Xtalk	Non-Adjacent Channel Crosstalk	2.7 to 5.5	$R_L = 50 \Omega$, $f = 240 MHz$		-40		dB
HSD SWIT	TCH CAPACITANCE						
C _{IN}	Control Pin Input Capacitance (Note 2)	0			1.5		pF
C _{ON}	HSD+ / HSD- On Capacitance (Note 2)	2.7 to 5.5	/OE = L, f = 240 MHz		4		pF
C _{OFF}	HSD1x / HSD2x Off Capacitance (Note 2)	2.7 to 5.5	/OE = H		2.5		pF
USB SWIT	TCH BANDWIDTH						
BW	-3 db Bandwidth (Note 2)	2.7 to 5.5	$R_L = 50 \Omega$, $C_L = 0 pF$		1400		MHz
		2.7 to 5.5	$R_L = 50 \Omega$, $C_L = 5 pF$		560		
USB HIGH	I-SPEED-RELATED						_
t _{SK(P)}	Skew of Opposite Transitions of the Same Output (Note 2)		$R_L = 50 \ \Omega, \ C_L = 5 \ pF$		25		ps
t _J	Total Jitter (Note 2)		$R_L = 50 \ \Omega, C_L = 5 \ pF,$ $t_R = t_F = 500 \ ps \ (10-90\%) \ at$ $480 \ Mbps \ (PRBS = 2^{15} - 1)$		200		ps

^{2.} Guaranteed by characterization, not production tested.

OPERATION AND APPLICATION DESCRIPTION

Out of Spec Surge/Spike Voltage due to Hot Plug

The FUSB252 protects end systems against 20 V DC on the CC pin, in cases where the FUSB252 is tested to mimic a hot plug event, a fully charged cable connected to a power supply set to 20 V is used to zap the VICC pins of the device. In these cases, the inductance of the cable causes voltage spikes that are higher than the absolute maximum ratings of the of the VICC pins. These voltages can cause damage to the VOCC pins. This scenario does not occur in normal usage. The Type-C specification prevents the plug from having 20 V on VBUS from a PD source prior to a PD contract being completed. When the 20 V potential is on VBUS and shorted to the CC pin, it causes a detach and the voltage spikes are less likely to occur. The following reference circuit is required when the application calls for additional protection to protect against such event as hot plug.

Application Specific Schematic

- Place a 5 V to 6 V rated Zener TVS diode such as (CZRF52C5V6 or CD1005–Z5V1) on the VOCC pin, and a 5 Ω resistor to device ground to prevent the FUSB252 from being damaged during these tests. With this additional protection if is also important to select the right external VICC IEC TVS for the best overall performance.
- Without the additional protection the device by itself can withstand up to 9 V under the same hot plug condition.




Figure 6. Reference Schematic

Over-Voltage Protection

When over-voltage event is detected, device will activate OVP to shutdown the switch within $t_{\rm OVP}$ as well as signal the FLAGB to indicate there is OV event to the system.

Fault Reporting

Upon the detection of an over-voltage event, the INTB/FLAGB signals the fault by activating LOW.

Type-C Solution Reference




Figure 7. Example of Type-C Solution Reference (SBU)




Figure 8. Example of Type-C Solution Reference (USB)

TEST DIAGRAMS





Figure 9. On Resistance



 $\label{eq:notestable} \begin{aligned} \text{NOTE:} \qquad & R_L \text{ , } R_S \text{, and } C_L \text{ are functions of the application} \\ & \text{environment (see AC Tables for specific values) } C_L \\ & \text{includes test fixture and stray capacitance.} \end{aligned}$

Figure 11. AC Test Circuit Load





Figure 13. Propagation Delay (t_Rt_F - 500 ps)



NOTE: Each switch port is tested separately.

Figure 10. Off Leakage




Figure 12. Turn-On / Turn-Off Waveforms




Figure 14. Intra-Pair Skew Test t_{SK(P)}

TEST DIAGRAMS (continued)






Figure 15. Break-Before-Make Interval Timing





NOTE: R_S and R_T, are functions of the application environment (see AC Tables for specific values)

Figure 16. Bandwidth

Figure 17. Channel Off Isolation




Figure 18. Non-Adjacent Channel-to-Channel Crosstalk





Figure 19. Channel Off Capacitance


Figure 20. Channel On Capacitance


USB, USB-C, USB Type-C and the USB logos are registered trademarks of USB Implementers Forum, Inc. ${f onsemi}$ is licensed by the Philips Corporation to carry the I²C bus protocol.

UQFN16 1.8x2.6, 0.4P CASE 523BF ISSUE O

DATE 31 OCT 2016












- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. TERMINAL SHAPE MAY VARY ACCORDING TO PACKAGE SUPPLIER, SEE TERMINAL SHAPE VARIANTS.



RECOMMENDED LAND PATTERN





DOCUMENT NUMBER:	98AON13709G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	UQFN16 1.8x2.6, 0.4P		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative