Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

August 2016

FSA2275 / FSA2275A — DPDT (0.5 Ω) HiFi Audio Switch w/ Negative Swing

Features

- V_{DD} Operating Range: 2.5 to 5.5 V
- External Capacitor Connection for Pop and Click Noise Suppression
- Power-Off Protection on Common Ports
- R_{ON} = 0.5 Ω (Typ.) at 2.5 V V_{DD}
- THD+N = -105 dB; 2 V_{RMS}, 20 kΩ Load; f = 1 kHz
- X_{TALK} = -134 dB at 1 V_{RMS}, 50 Ω Load; f = 1 kHz
- Off Isolation = -103 dB at 1 V_{RMS}, 50 Ω Load; f = 1 kHz
- 12-Lead UMLP 1.8 mm x 1.8 mm
- Removed R_SHUNT resistors for FSA2275A

Applications

- Mobile Phone, Tablet, Notebook PC, Media Player
- Docking Station, TV, Set-Top Box, LCD Monitor

Description

The FSA2275 / FSA2275A is a high-performance, Double-Pole Double-Throw (DPDT) analog switch with negative swing audio capability. The FSA2275 / FSA2275A features ultra-low audio R_{ON} of 0.5 Ω (typical) at 2.5 V V_{CC}. The FSA2275 / FSA2275A operates over a V_{CC} range of 2.5 V to 5.5 V, is fabricated with sub-micron CMOS technology to achieve fast switching speeds, and is designed for break-before-make operation. To minimize pop and click during operation, the turn on ramp time is selectable using an external capacitor (C_EXT).

The FSA2275 / FSA2275A features THD+N specifications that target a Hi-Fidelity audio quality into both 32 Ω headphones and line out type loads (>600 Ω).

The FSA2275A removes the shunt resistors which improve noise immunity.



Figure 1. Application Block Diagram

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package Description	Packing Method
FSA2275UMX	-40 to 85°C	NJ	12-Lead, UMLP, Quad, JEDEC MO252, 1.8 mm x1.8 mm	5000 Units Tape and Reel
FSA2275AUMX		EX		

Pin Configuration



Figure 2. Pin Assignment (Top Through View)



Figure 3. Pin Assignment (Bottom View)

Pin Descriptions

Pin	Name	Description
1	VDD	Power Supply (2.5 to 5.5 V)
2	C_EXT	Slow Turn On External Capacitor
3	GND	Ground
4	L_{SPKR}	Audio L_{SPPKR} Common I/O Port
5	R_{SPKR}	Audio R_{SPPKR} Common I/O Port
6	SEL	Select Pin
7	MUTE	Mute Enable - Active High
8	GND	Ground
9	R2	Audio – Right Channel Source2 I/O Port
10	R1	Audio – Right Channel Source1 I/O Port
11	L2	Audio – Left Channel Source2 I/O Port
12	L1	Audio – Left Channel Source1 I/O Port

Truth Table

Mute	SEL	Function	Resistor Terminations
0	0	L1 = L_{SPKR}; R1 = R_{SPKR}	$R_{SHUNT(s)}$ connect to L2/R2 (FSA2275 only)
0	1	L2 = L_{SPKR}; R2 = R_{SPKR}	$R_{SHUNT(s)}$ connect to L1/R1 (FSA2275 only)
1	0	L1 ≠ L_{SPKR}; L2 ≠ L_{SPKR}; R1 ≠ R_{SPKR}; R2 ≠ R_{SPKR} (All Paths Hi-Z)	$R_{SHUNT(s)}$ OPEN (FSA2275 only)
1	1	L1 ≠ L_{SPKR}; L2 ≠ L_{SPKR}; R1 ≠ R_{SPKR}; R2 ≠ R_{SPKR} (All Paths Hi-Z)	$R_{SHUNT(s)}$ OPEN (FSA2275 only)

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{DD}	Supply/Control Voltage		-0.3	6.0	V
V_{CNTRL}	Control Input Voltage	SEL, MUTE	-0.3	6.0	V
V_{SW}	DC Switch I/O Voltage	L1, L2, R1, R2, L_{SPKR}, R_{SPKR}	-3.5	3.5	V
I_{IK}	ESD Input Diode Current			-50	mA
I_{SW}	Switch I/O Current			700	mA
ESD	Human Body Model, ANSI/ESDA/ JEDEC JS-001-2012	All Pins	5		kV
	Charged Device Model, JEDEC: JESD22-C101		2		
	IEC 61000-4-2 System	Contact	8		
		Air Gap	15		
T_A	Absolute Maximum Operating Temperature		-40	+85	°C
T_{STG}	Storage Temperature		-65	+150	°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		2.5	3.3	5.5	V
V_{SW}	DC Switch I/O Voltage	L1, L2, R1, R2, L_{SPKR}, R_{SPKR}	-3.0		3.0	V
V_{CNTRL}	Control Input Voltage	SEL, MUTE	0	3.6	V_{DD}	V
I_{SW}	DC Switch I/O Current			100		mA
T_A	Ambient Operating Temperature		-40	25	+85	°C

DC Characteristics

V_{DD} = 2.5 V to 5.5 V, V_{DD} (Typ.) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ.) = 25°C, unless otherwise specified.[1]

Symbol	Parameter	Condition	V_{DD} (V)	T_A=-40°C to +85°C			Unit
				Min.	Typ.	Max.	
V_{IH}	V_{CNTRL} Pin Input High Voltage (SEL, MUTE)	C_EXT = FLOAT		1.6		V_{DD}	V
V_{IL}	V_{CNTRL} Pin Input Low Voltage (SEL, MUTE)	C_EXT = FLOAT		0		0.4	V
I_{ON}	Switch-to-GND ON Leakage Current	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR}, R_{SPKR} = Float (I_{SW} = 0 mA) MUTE=LOW, SEL=0 or V_{DD} C_EXT = FLOAT, Figure 6	2.5 to 5.5	-1.0	0.1	1.0	µA
I_{NO_MUTE}	Switch-to-GND OFF Leakage Current (when Muted)	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR}, R_{SPKR} = Float (I_{SW} = 0 mA) MUTE = HIGH, SEL = 0 or V_{DD} C_EXT = FLOAT, Figure 5	2.5 to 5.5	-1.0	0.1	1.0	µA
I_{OFF}	Input Leakage Current[2]	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR}, R_{SPKR} = Float (I_{SW} = 0 mA) MUTE = LOW, SEL = 0 or V_{DD}, C_EXT = FLOAT	0	-1.0	0.1	1.0	µA
I_{IN}	Control Input Leakage Current[3] (SEL, MUTE)	L1, R1, L2, R2 = -3 V to 3 V, L_{SPKR}, R_{SPKR} = Float (I_{SW} = 0 mA), C_EXT = FLOAT	2.5 to 5.5	-0.5	0.1	0.5	µA
I_{DD}	V_{DD} Supply Current	MUTE = LOW, SEL = 0 or V_{DD}, C_EXT = FLOAT	5.5		7	18	µA
I_{DDZ}	V_{DD} Hi-Z Supply Current	MUTE = HIGH, SEL = 0 or V_{DD}, C_EXT = FLOAT	5.5			1	µA
I_{DDT}	Increase in I_{DD} per Control Voltage	MUTE = LOW, SEL = 0 or 1.8 V SEL = LOW, MUTE = 0 or 1.8 V C_EXT = FLOAT	5.5			15	µA
R_{ON}	Switch On Resistance	I_{SW} = 100 mA, V_{SW} = -3 V to 3 V C_EXT = FLOAT, Figure 4	2.5 to 5.5		0.5	1.0	Ω
ΔR_{ON}	On Resistance Matching, Channel to Channel	I_{SW} = 100 mA, V_{SW} = -3 V to 3 V C_EXT = FLOAT	2.5 to 5.5		65		mΩ
R_{FLAT}	On Resistance Flatness	I_{SW} = 100 mA, V_{SW} = -3 V to 3 V C_EXT = FLOAT	2.5 to 5.5		1	8	mΩ
R_{SHUNT}	Click and Pop Resistance (FSA2275 only) (L1, L2, R1, R2, L_{SPKR}, R_{SPKR})	V_{LX_RX} = 3.0 V, MUTE = 0, SEL = 0 or V_{DD}, C_EXT = FLOAT		6	10	14	kΩ

Notes:

1. Limits over the recommended temperature operating range (T_A = -40°C to +85°C) are correlated by statistical quality.
2. Only valid for V_{SW} > 0 V.
3. $V_{MUTE} \le V_{DD}$ + 0.3 otherwise additional input leakage current may flow.

AC Characteristics

V_{DD} = 2.5 V to 5.5 V, V_{DD} (Typ.) = 3.3 V. T_A = -40°C to 85°C. T_A (Typ.) = 25°C, unless otherwise specified

Symbol	Parameter	Condition		V_{DD} (V)	T_A=- 40°C to +85°C			Unit
					Min.	Typ.	Max.	
t_{MUTE_ON}	Enable Time (MUTE to Output)	L1 = R1 = L2 = R2 = 1.5 V, L_{SPKR} , R_{SPKR} = 50 Ω to GND SEL= 0 or V_{DD}; See Figure 7 and Figure 8	C_EXT=Float	2.5, 3.3, 5.5		0.4		ms
			C_EXT=0.1 µF			100		
t_{ON_MUTE}	Disable Time (MUTE to Output)	L1 = R1= L2 = R2 = 1.5 V, L_{SPKR} , R_{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD}; See Figure 7 and Figure 8	C_EXT=Float	2.5, 3.3, 5.5		20		µs
			C_EXT=0.1 µF			20		
t_{ON_SEL}	Turn On Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L2 (L1) = R2 (R1) = 0 V L_{SPKR} , R_{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD}; MUTE = 0 See Figure 7 and Figure 8	C_EXT=Float	2.5, 3.3, 5.5		0.4		ms
			C_EXT=0.1 µF			100		
t_{OFF_SEL}	Turn On Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L2 (L1) = R2 (R1) = 0 V L_{SPKR} , R_{SPKR} = 50 Ω to GND, SEL= 0 or V_{DD}; MUTE = 0 See Figure 7 and Figure 8	C_EXT=Float	2.5, 3.3, 5.5		20		µs
			C_EXT=0.1 µF			20		
t_{BBM}	Break Before Make Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L_{SPKR}, R_{SPKR} = 50 Ω to GND,SEL = 0 or V_{DD}; C_EXT = FLOAT, MUTE = 0 V; See Figure 7 and Figure 9		3.3		400		µs
$dV/dt_{\_PCS}$	Pop n Click Suppression Output Voltage Ramp Rate	L1 = L2 = +60 mV, R1 = R2 = -60 mV, L_{SPKR}, R_{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD}; C_EXT = 0.1 µF, MUTE = HL Transition		3.3		4.6		V/s
O_{IRR}	Off Isolation	f = 1 kHz, R_L = 50 Ω, C_L = 0 pF, MUTE = 0 V_{SW} =1 V_{RMS} Figure 11		3.3		-103		dB
		f = 1 MHz, R_L = 50 Ω, C_L = 0 pF, MUTE = 0 V_{SW} = 1 V_{RMS} Figure 11				-92		
O_{IRRM}	Off Isolation-Muted	f = 1 kHz, R_L = 50 Ω, C_L = 0 pF, MUTE = V_{DD}; V_{SW} = 1 V_{RMS} Figure 11		3.3		-108		dB
		f = 1 MHz, R_L = 50 Ω, C_L = 0 pF, MUTE = V_{DD}; V_{SW} = 1 V_{RMS} Figure 11				-99		
X_{TALK}	Cross Talk (Adjacent)	f = 1 kHz, R_L = 50 Ω, V_{SW} = 1 V_{RMS} Figure 12		3.3		-134		dB
BW	-3 dB Bandwidth	R_L = 50 Ω Figure 10		3.3		230		MHz
PSRR	Power Supply Rejection Ratio	V_{PRSS} = V_{DD} + 100 mV_{RMS} R_L = 20 kΩ or 32 Ω (at L_{SPKR}, R_{SPKR}), MUTE = 0 or V_{DD} V_{SW} = GND or Float	f = 217 Hz	3.3		-111		dB
			f = 1 kHz			-103		
			f = 20 kHz			-89		
THD+N	Total Harmonic Distortion + Noise	R_L = 20 kΩ, f = 1 kHz, V_{SW} = 2 V_{RMS} with A-weighted, Figure 15		3.3		0.00018		%
						-115		dB
		R_L=600 Ω, f = 1 kHz, V_{SW} = 2 V_{RMS} with A-weighted, Figure 15		3.3		0.00018		%
						-115		dB
		R_L = 32 Ω, f = 1 kHz, V_{SW} = 1 V_{RMS} with-A-weighted, Figure 15		3.3		0.00022		%
						-113		dB

Capacitance

Unless otherwise stated, V_{DD} = 2.5 V to 5.5 V, V_{DD} (Typ.) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ.) = 25°C.[4]

Symbol	Parameter	Condition		V_{CC} (V)	T_A=- 40°C to +85°C			Unit
					Min.	Typ.	Max.	
C_{ON}	On Capacitance (Common Port)	f = 1 MHz, 100 mV_{PK-PK}, 100 mV DC bias MUTE = 0 V Figure 14		3.3		22		pF
C_{OFF1}	Off Capacitance (Common Port)	f = 1 MHz, 100 mV_{PK-PK}, 100 mV DC bias MUTE = V_{DD} Figure 13		3.3		25		pF
C_{OFF2}	Off Capacitance (Non-Common Ports)	f = 1 MHz, 100 mV_{PK-PK}, 100 mV DC bias MUTE = 0 V Figure 13		3.3		14		pF
C_{OFF_MUTE}	Off Capacitance - MUTED (Non-Common Ports)	f = 1 MHz, 100 mV_{PK-PK}, 100 mV DC bias, MUTE = V_{DD}		3.3		14		pF
C_{CNTRL}	Control Input Pin Capacitance (MUTE, SEL)	f = 1 MHz, 100 mV_{PP}, 100 mV DC bias	SEL	0		3		pF
			MUTE			6		

Note:

4. Limits over the recommended temperature operating range (T_A=-40°C to +85°C) are correlated by statistical quality control methods.

Test Diagrams



Figure 4. On Resistance



Figure 5. Off Leakage



Figure 6. On Leakage



Figure 7. Test Circuit Load



Figure 8. Turn On/Off Waveforms (SEL or MUTE to Output)



Figure 9. Break Before Make Interval Timing

Test Diagrams (Continued)



RL and CL are function of application environment (see AC/DC Tables)
CL includes test fixture and stray capacitance

Figure 10. Bandwidth



RS and RT are function of application environment (see AC/DC Tables)

OFF - Isolation = 20 Log (VOUT/ VIN)

Figure 11. Channel Off Isolation



RS and RT are function of application environment (see AC/DC Tables)

CROSSTALK = 20 Log (VOUT/ V IN)

Figure 12. Adjacent Channel Crosstalk



Figure 13. Channel Off Capacitance



Figure 14. Channel On Capacitance



RL and CL are function of application environment (see AC/DC Tables)
CL includes test fixture and stray capacitance

Figure 15. Total Harmonic Distortion (THD+N)



TOP VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

LEAD
OPTION 1
SCALE 2:1

LEAD
OPTION 2
SCALE 2:1



BOTTOM VIEW

⌖	0.10	C	A	B
	0.05	C		



DETAIL A
SCALE 2:1

NOTES:

A. PACKAGE DOES NOT CONFORM TO ANY JEDEC STANDARD.
B. DIMENSIONS ARE IN MILLIMETERS.
C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
D. DRAWING FILENAME: MKT-UMLP12ArevF

ON Semiconductor

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative