

TinyLogic UHS Dual Inverting Buffer with 3-STATE Outputs

NC7WZ240

Description

The NC7WZ240 is a Dual Inverting Buffer with independent active LOW enables for the 3–STATE outputs. The Ultra High Speed device is fabricated with advanced CMOS technology to achieve superior switching performance with high output drive while maintaining low static power dissipation over a broad $V_{\rm CC}$ operating range. The device is specified to operate over the 1.65 V to 5.5 V $V_{\rm CC}$ operating range. The inputs and outputs are high impedance when $V_{\rm CC}$ is 0 V. Inputs tolerate voltages up to 5.5 V independent of $V_{\rm CC}$ operating range. Outputs tolerate voltages above $V_{\rm CC}$ when in the 3–STATE condition.

Features

- Space Saving US8 Surface Mount Package
- MicroPakTM Pb-Free Leadless Package
- Ultra High Speed: t_{PD} = 2.3 ns Typ. into 50 pF at 5 V V_{CC}
- High Output Drive: ±24 mA at 3 V V_{CC}
- Broad V_{CC} Operating Range: 1.65 V to 5.5 V
- Matches the Performance of LCX when Operated at 3.3 V V_{CC}
- Power Down High Impedance Inputs / Outputs
- Overvoltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Outputs are Overvoltage Tolerant in 3-STATE Mode
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Logic Symbol

1

MARKING DIAGRAMS



UQFN8 1.6X1.6, 0.5P CASE 523AY





US8 CASE 846AN



U7, WZ40 = Specific Device Code

KK = 2-Digit Lot Run Traceability Code

XY = 2-Digit Date Code Format

Z = Assembly Plant Code

A = Assembly Location

L = Wafer Lot Number

YW = Assembly Start Week

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

Connection Diagrams





Figure 2. Pin Assignments for US8



AAA represents Product Code Top Mark - see ordering code

NOTE: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Figure 3. Pin One Orientation Diagram

PIN DESCRIPTIONS

Pin Names	Description
ŌĒn	Enable Inputs for 3-STATE Outputs
A _n	Inputs
Yn	3-STATE Outputs




Figure 4. Pad Assignments for MicroPak (Top Thru View)

FUNCTION TABLE

Inp	Output	
ŌĒ	A _n	Y _n
L	L	Н
L	Н	L
Н	L	Z
Н	Н	Z

H = HIGH Logic Level

L = LOW Logic Level Z = 3-STATE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parame	Min	Max	Unit	
V _{CC}	Supply Voltage		-0.5	6.5	V
V _{IN}	DC Input Voltage (Note 1)		-0.5	6.5	V
V _{OUT}	DC Output Voltage		-0.5	6.5	V
I _{IK}	DC Input Diode Current	V _{IN} < 0 V	-	-50	mA
I _{OK}	DC Output Diode Current	V _{OUT} < 0 V	-	-50	mA
I _{OUT}	DC Output Source / Sink Current	-	±50	mA	
I _{CC} / I _{GND}	DC V _{CC} / Ground Current		-	±50	mA
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Junction Lead Temperature under Bias		-	+150	°C
T_L	Junction Lead Temperature (Soldering, 10 Seconds)		-	+260	°C
P _D	Power Dissipation in Still Air US8		-	500	mW
		MicroPak-8	-	539	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

Symbol		Parameter	Min	Max	Unit
V _{CC}	Supply Voltage Operating		1.65	5.5	V
	Supply Voltage Data Rete	ntion	1.5	5.5	
V _{IN}	Input Voltage		0	5.5	V
V _{OUT}	Output Voltage	Active State	0	V _{CC}	V
		3-STATE	0	5.5	V
T _A	Operating Temperature		-40	+85	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} @ 1.8 V ±0.15 V, 2.5 V ±0.2 V	0	20	ns/V
		V _{CC} @ 3.3 V ±0.3 V	0	10	
		V _{CC} @ 5.0 V ±0.5 V	0	5	
$\theta_{\sf JA}$	Thermal Resistance	US8	-	250	°C/W
		MicroPak-8	-	232	1

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. Unused inputs must be held HIGH or LOW. They may not float.

DC ELECTICAL CHARACTERISTICS

					T _A = +25°C		T _A = -40	to +85°C		
Symbol	Parameter	Cond	itions	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	HIGH Level Input			1.65 to 1.95	0.65 V _{CC}	-	-	0.65 V _{CC}	=	٧
	Voltage			2.3 to 5.5	0.7 V _{CC}	-	-	0.7 V _{CC}	=	
V_{IL}	LOW Level Input			1.65 to 1.95	-	_	0.35 V _{CC}	-	0.35 V _{CC}	V
	Voltage			2.3 to 5.5	-	_	0.3 V _{CC}	-	0.3 V _{CC}	
V _{OH}	HIGH Level Output	$V_{IN} = V_{IH}$ or	$I_{OH} = -100 \mu A$	1.65	1.55	1.65	-	1.55	-	V
	Voltage	V _{IL}		2.3	2.2	2.3	-	2.2	_	
				3.0	2.9	3.0	-	2.9	_	
				4.5	4.4	4.5	-	4.4	_	
			$I_{OH} = -4 \text{ mA}$	1.65	1.29	1.52	-	1.29	_	
			I _{OH} = -8 mA	2.3	1.9	2.15	-	1.9	_	
			I _{OH} = -16 mA	3.0	2.4	2.80	-	2.4	_	
			I _{OH} = -24 mA	3.0	2.3	2.68	-	2.3	_	
			I _{OH} = -32 mA	4.5	3.8	4.20	-	3.8	_	
V _{OL}	LOW Level Output	$V_{IN} = V_{IH}$ or	I _{OL} = 100 μA	1.65	_	0.0	0.10	_	0.10	V
	Voltage	V _{IL}		2.3	_	0.0	0.10	-	0.10	
				3.0	_	0.0	0.10	_	0.10	
				4.5	-	0.0	0.10	-	0.10	
			I _{OL} = 4 mA	1.65	_	0.08	0.24	-	0.24	
			I _{OL} = 8 mA	2.3	-	0.10	0.3	_	0.3	
			I _{OL} = 16 mA	3.0	-	0.15	0.4	_	0.4	
			I _{OL} = 24 mA	3.0	_	0.22	0.55	_	0.55	
			I _{OL} = 32 mA	4.5	_	0.22	0.55	_	0.55	
I _{IN}	Input Leakage Current	$V_{IN} = 5.5 \text{ V, G}$	ND	1.65 to 5.5	-	-	±0.1	-	±1	μΑ
I _{OZ}	3-STATE Output Leakage	$\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &0 \leq V_{OUT} \leq 5.5 \text{ V} \end{aligned}$		1.65 to 5.5	-	-	±0.5	-	±5	μΑ
l _{OFF}	Power Off Leakage Current	V _{IN} or V _{OUT} = 5.5 V		0.0	-	-	1	-	10	μΑ
I _{CC}	Quiescent Supply Current	V _{IN} = 5.5 V, GN	ND	1.65 to 5.5	-	-	1	-	10	μΑ

NOISE CHARACTERISTICS

				T _A = +25°C		
Symbol	Parameter	Conditions	V _{CC} (V)	Тур	Max	Unit
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	C _L = 50 pF	5.0	-	1.0	V
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	C _L = 50 pF	5.0	-	1.0	V
V _{OHV} (Note 3)	Quiet Output Minimum Dynamic V _{OH}	C _L = 50 pF	5.0	-	4.0	V
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	C _L = 50 pF	5.0	-	3.5	V
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	C _L = 50 pF	5.0	_	1.5	٧


^{3.} Parameter guaranteed by design.

AC ELECTRICAL CHARACTERISTICS

				,	T _A = +25°C	;	T _A = -40	to +85°C			
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit		
t _{PLH} , t _{PHL}	Propagation Delay	C _L = 15 pF	1.8 ±0.15	-	_	12.0	-	13.0	ns		
	A _n to Y _n (Figure 5, 7)	$R_D = 1 M\Omega$ S1 = Open	2.5 ±0.2	-	-	7.5	-	8.0			
			3.3 ±0.3	-	-	5.2	-	5.5			
			5.0 ±0.5	-	=	4.5	-	4.8			
		C _L = 50 pF,	3.3 ±0.3	-	-	5.7	-	6.0			
		$R_D = 500 \Omega$ S1 = Open	5.0 ±0.5	-	-	5.0	-	5.3			
t _{OSLH} , t _{OSHL}	Output to Output Skew	C _L = 50 pF,	3.3 ±0.3	-	_	1.0	-	1.0	ns		
	(Note 4) (Figure 5, 7)	(Note 4) (Figure 5, 7)	(Note 4) (Figure 5, 7)	$R_D = 500 \Omega$ S1 = Open	5.0 ±0.5	-	-	0.8	-	0.8	
t _{PZL} , t _{PZH}	Output Enable Time (Figure 5, 7)	'	1.8 ±0.15	_	_	14.0	-	15.0	ns		
			2.5 ±0.2	_	_	8.5	-	9.0			
			3.3 ±0.3	-	_	6.2	-	6.5	1		
			5.5 ±0.5	-	_	5.5	-	5.8			
t_{PLZ}, t_{PHZ}	Output Disable Time	C _L = 50 pF	1.8 ±0.15	-	_	12.0	-	13.0	ns		
	(Figure 5, 7)	R_D , $R_U = 500 \Omega$ S1 = GND for t_{PZH}	2.5 ±0.2	-	_	8.0	-	8.5			
		$S1 = V_I \text{ for } t_{PZL}$ $V_I = 2 \times V_{CC}$	3.3 ±0.3	-	-	5.7	-	6.0			
			5.0 ±0.5	=	=	4.7	-	5.0			
C _{IN}	Input Capacitance		0	=	2.5	-	-	-	pF		
C _{OUT}	Output Capacitance		5.0	-	4	_	-	-	pF		
C _{PD}	Power Dissipation	(Note 5)	3.3	=	10	-	-	_	pF		
	Capacitance (Figure 6)		5.0	-	12	_	-	-			


Parameter guaranteed by design. t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (see Figure 6) C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC}static).

AC Loading and Waveforms




 C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_W = 500 ns

Figure 5. AC Test Circuit



Input = AC Waveform; $t_r = t_f = 1.8$ ns; PRR = 10 MHz; Duty Cycle = 50%.

Figure 6. I_{CCD} Test Circuit






Figure 7. AC Waveforms

ORDERING INFORMATION

Order Number	Top Mark	Package	Shipping [†]
NC7WZ240K8X	WZ40	8-Lead US8, JEDEC MO-187, Variation CA 3.1 mm Wide	3000 / Tape & Reel
NC7WZ240K8X-L22236	WZ40	8-Lead US8, JEDEC MO-187, Variation CA 3.1 mm Wide	3000 / Tape & Reel
NC7WZ240L8X	U7	8-Lead MicroPak, 1.6 mm Wide (Pb-Free)	5000 / Tape & Reel
NC7WZ240L8X-L22185	U7	8-Lead MicroPak, 1.6 mm Wide (Pb-Free)	5000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MicroPak is trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


^{6.} Pb-Free package per JEDEC J-STD-020B.


UQFN8 1.6X1.6, 0.5P CASE 523AY ISSUE O

DATE 31 AUG 2016










RECOMMENDED LAND PATTERN

NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.





DOCUMENT NUMBER:	98AON13591G	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (
DESCRIPTION:	UQFN8 1.6X1.6, 0.5P		PAGE 1 OF 1

ON Semiconductor and a re trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


US8 CASE 846AN ISSUE O

DATE 31 DEC 2016






RECOMMENDED LAND PATTERN




NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- **B. DIMENSIONS ARE IN MILLIMETERS.**
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994.

SIDE VIEW





DOCUMENT NUMBER:	98AON13778G	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	US8		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative