Analog Multiplexer/ Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74LVX4052 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The LVX4052 is similar in pinout to the high-speed HC4052A and the metal-gate MC14052B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

This device has been designed so the ON resistance (R_{ON}) is more linear over input voltage than the R_{ON} of metal-gate CMOS analog switches and High-Speed CMOS analog switches.

Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Analog Power Supply Range $(V_{CC} V_{EE}) = -3.0 \text{ V}$ to +3.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.5$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate, HSL, or VHC Counterparts
- Low Noise
- Designed to Operate on a Single Supply with V_{EE} = GND, or Using Split Supplies up to $\pm 3.0 \text{ V}$
- Break-Before-Make Circuitry
- These Devices are Pb-Free and are RoHS Compliant

FUNCTION TABLE

Contr	Control Inputs			
Enable	Sel B	ect A	ON Ch	annels
L L L	L H H	L H L H	Y0 Y1 Y2 Y3	X0 X1 X2 X3

X = Don't Care



ON Semiconductor®


http://onsemi.com






SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

PIN ASSIGNMENT



MARKING DIAGRAMS





TSSOP-16


LVX4052 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch.

Figure 1. Logic Diagram

Double-Pole, 4-Position Plus Common Off

MAXIMUM RATINGS

Symbol	Paran	neter	Value	Unit
V _{EE}	Negative DC Supply Voltage	(Referenced to GND)	-7.0 to +0.5	V
V _{CC}	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V _{EE})	- 0.5 to +7.0 - 0.5 to +7.0	V
V _{IS}	Analog Input Voltage		$V_{EE} = 0.5 \text{ to } V_{CC} + 0.5$	V
V _{IN}	Digital Input Voltage	(Referenced to GND)	- 0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin		±20	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10	Seconds	260	°C
TJ	Junction Temperature under Bias		+ 150	°C
$\theta_{\sf JA}$	Thermal Resistance	SOIC TSSOP	143 164	°C/W
P _D	Power Dissipation in Still Air,	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94-V0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 > 1000	V
I _{LATCHUP}	Latchup Performance Abo	ove V _{CC} and Below GND at 125°C (Note 4)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Tested to EIA/JESD22-A114-A.
- 2. Tested to EIA/JESD22-A115-A.
- 3. Tested to JESD22-C101-A.
- 4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{EE}	Negative DC Supply Voltage	(Referenced to GND)	-6.0	GND	V
V _{CC}	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V _{EE})	2.5 2.5	6.0 6.0	V
V _{IS}	Analog Input Voltage		V _{EE}	V _{CC}	V
V _{IN}	Digital Input Voltage	(Note 5) (Referenced to GND)	0	6.0	V
T _A	Operating Temperature Range, All Package Types		- 55	125	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

			V _{CC}	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	V	−55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High–Level Input Voltage, Channel–Select or Enable Inputs		2.5 3.0 4.5 6.0	1.90 2.10 3.15 4.2	1.90 2.10 3.15 4.2	1.90 2.10 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		2.5 3.0 4.5 6.0	0.6 0.9 1.35 1.8	0.6 0.9 1.35 1.8	0.6 0.9 1.35 1.8	V
I _{IN}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{IN} = 6.0 or GND	0 V to 6.0 V	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and V _{IS} = V _{CC} or GND	6.0	4.0	40	80	μΑ

^{5.} Unused inputs may not be left open. All inputs must be tied to a high–logic voltage level or a low–logic input voltage level.

DC ELECTRICAL CHARACTERISTICS - Analog Section

			Voc	V _{CC} V _{EE}	Guara	nteed Lin	nit	
Symbol	Parameter	Test Conditions	V	V	−55 to 25°C	≤85°C	≤125°C	Unit
R _{ON}	Maximum "ON" Resistance	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ $ I_{S} = 2.0 \text{ mA}$ (Figure 3)	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR _{ON}	Maximum Difference in "ON" Resist- ance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ $ I_S = 2.0 \text{ mA}$	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
I _{off}	Maximum Off–Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 3)	5.5 +3.0	0 -3.0	0.1 0.1	0.5 0.5	1.0 1.0	μΑ
	Maximum Off–Channel Leakage Current, Common Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or GND};$ Switch Off (Figure 4)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	
I _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ Switch-to-Switch = V_{CC} or GND; (Figure 5)	5.5 +3.0	0 -3.0	0.2 0.2	2.0 2.0	4.0 4.0	μΑ

AC CHARACTERISTICS (Input $t_r = t_f = 3 \text{ ns}$)

						Guara	nteed Lin	nit	
			V _{CC}	V _{EE}	-55 to	25°C			
Symbol	Parameter	Test Conditions	٧	V	Min	Тур*	≤85°C	≤125°C	Unit
t _{BBM}	Minimum Break-Before-Make Time	$\begin{aligned} & V_{IN} = V_{IL} \text{ or } V_{IH} \\ & V_{IS} = V_{CC} \\ & R_L = 300 \ \Omega, \ C_L = 35 \ \text{pF} \\ & (\text{Figures 11 and 12}) \end{aligned}$	3.0 4.5 3.0	0.0 0.0 -3.0	1.0 1.0 1.0	6.5 5.0 3.5	- - -	1 1 1	ns

^{*}Typical Characteristics are at 25°C.

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 3 \text{ ns}$)

						Guaranteed Limit					
		v _{cc}	V _{EE}	_	55 to 25	∘C	≤8	5°C	≤12	25°C	
Symbol	Parameter	VCC	V V	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Channel–Select to Analog Output (Figures 15 and 16)	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Enable to Analog Output (Figures 13 and 14)	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figures 13 and 14)	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
		•		Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V							

			Typical @ 25°C, V_{CC} = 5.0 V, V_{EE} = 0 V	
C_{PD}	Power Dissipation Capacitance (Figure 17) (Note 6)		45	pF
C _{IN}	Maximum Input Capacitance, Channel-Select or Enable In	puts	10	pF
C _{I/O}	(All Switches Off) Cor	nalog I/O nmon O/I dthrough	10 10 1.0	pF

^{6.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			v _{cc}	V _{EE}	Тур	
Symbol	Parameter	Condition	V	ν̈́	25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response	V _{IS} = ½ (V _{CC} - V _{EE}) Ref and Test Attn = 10 dB Source Amplitude = 0 dB (Figure 6)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 - 3.0	80 80 80 80	MHz
V _{ISO}	Off-Channel Feedthrough Isolation	$ f = 1 \text{ MHz; } V_{\text{IS}} = \frac{1}{2} \left(V_{\text{CC}} - V_{\text{EE}} \right) $ Adjust Network Analyzer output to 10 dBm on each output from the power splitter (Figures 7 and 8)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 - 3.0	-70 -70 -70 -70	dB
V _{ONL}	Maximum Feedthrough On Loss	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Adjust Network Analyzer output to 10 dBm on each output from the power splitter (Figure 10)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	$\begin{array}{c} V_{IN} = V_{CC} \text{ to } V_{EE,} f_{IS} = 1 \text{ kHz, } t_r = t_f = 3 \text{ ns} \\ R_{IS} = 0 \Omega, C_L = 1000 \text{ pF, } Q = C_L * \Delta V_{OUT} \\ \text{(Figure 9)} \end{array}$	5.0 3.0	0.0 - 3.0	9.0 12	pC
THD	Total Harmonic Distortion THD + Noise	$\begin{split} f_{IS} &= 1 \text{ MHz, R}_L = 10 \text{ K}\Omega, C_L = 50 \text{ pF,} \\ V_{IS} &= 5.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 6.0 \text{ V}_{PP} \text{ sine wave} \\ \text{(Figure 18)} \end{split}$	6.0 3.0	0.0 - 3.0	0.10 0.05	%




Figure 3. On Resistance, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On Channel Bandwidth, Test Set-Up




Figure 7. Maximum Off Channel Feedthrough Isolation, Test Set-Up





Figure 8. Maximum Common-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.




Figure 9. Charge Injection, Test Set-Up




Figure 10. Maximum On Channel Feedthrough On Loss, Test Set-Up




Figure 11. Break-Before-Make, Test Set-Up

Figure 12. Break-Before-Make Time





Figure 13. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance.

Figure 14. Propagation Delay, Test Set-Up
Channel Select to Analog Out




Figure 15. Propagation Delays, Enable to Analog Out




Figure 16. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 17. Power Dissipation Capacitance, Test Set-Up




Figure 18. Total Harmonic Distortion, Test Set-Up

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5 \text{ V} = \text{logic high}$$

 $GND = 0 \text{ V} = \text{logic low}$

The maximum analog voltage swing is determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is 5.0 volts. Therefore, using the configuration of Figure 20, a maximum analog signal of 5.0 volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and




Figure 19. Application Example

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{split} &V_{EE}-GND=0 \text{ to } -6 \text{ volts} \\ &V_{CC}-GND=2.5 \text{ to } 6 \text{ volts} \\ &V_{CC}-V_{EE}=2.5 \text{ to } 6 \text{ volts} \\ &\text{and } V_{EE} \leq GND \end{split}$$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 21. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 20. Application Example




Figure 21. External Germanium or Schottky Clipping Diodes




Figure 22. Function Diagram, LVX4052

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVX4052DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVX4052DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVX4052DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LVX4052DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	#1	
2.	BASE	2.	ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3		
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	COL DEDING	FOOTPRINT
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDERING	3 FOOTPRINT
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1		8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1		5.40 →
								7	,.40
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPU	T)		. 1	16
3.	DRAIN, #2	3.		3.	COMMON DRAIN (OUTPU			↓ └── ·	" 🗀
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	.,		- —	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPU	T)	16	5X T	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPU		0.5	iii I	' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPU		0.0	56	1
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	.,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPU	T)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPU				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPU				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPU	T)			— VPITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPU				<u>+-+</u> -
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH	•			
	*							□ 8	9 + - + -
								— -	_ · · · · · · · · · · · · · · · · · · ·
									DIMENSIONS, MILLIMETERS
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER: 98ASB42566B		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006



NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
C		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
7	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0°	8°	0 °	8°	

SOLDERING FOOTPRINT

G



GENERIC MARKING DIAGRAM*

168888888 XXXX XXXX **ALYW** 188888888

XXXX = Specific Device Code Α = Assembly Location = Wafer Lot L

Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative