## High-Voltage Switcher with Linearly Regulated Output

## NCP10970

The NCP10970 includes a high-voltage switcher, linear regulator and a dedicated comparator circuitry. The switcher is suitable for building output voltage up to 16 V (adjustable by resistor divider on FB pin) protected against short-circuit. Dedicated internal circuitry prevents continuous conduction mode (CCM) operation improves the surge robustness, efficiency and EMI. In no-load/light-load conditions, the part enters skip cycle operation and ensures low standby power consumption.

A proprietary technique ensures high efficiency in the down-conversion process from output switcher voltage rail to raw sub voltage rail supplying a linear regulator.

A dedicated comparator circuitry provides a means to instruct the control section that an over-temperature point has been reached. The comparator input is biased by a precise constant current source and output is an open-drain type.

To ensure the very low no-load standby power, the device is equipped with a very effective standby mode with a low wake-up time for return to the normal operation mode.

## Features

- Built-in $670 \mathrm{~V}, 18 \Omega R_{\mathrm{DS}(\text { on })}$ Lateral MOSFET
- High-voltage Start-up Current Source
- Fixed-frequency DCM Current-mode Control Scheme
- End of Demagnetization Detection Ensures DCM Operation only
- Short-circuit Protected Switcher Output with Auto-recovery Function
- 4 ms Soft Start
- Internal Linear Regulator with Short-circuit Protected Output
- Internal Comparator with Open Drain Output
- Internal Thermal Shutdown
- 16-pin SO Package with Creepage Distance
- These are $\mathrm{Pb}-$ Free Devices


## Typical Applications

- Power Management for Smart Lighting Application
- Power Management for White Goods, IoT Application, etc.

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


See detailed ordering and shipping information on page 22 of this data sheet.


Figure 1. Application Schematic

## PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Function | Description |
| :---: | :---: | :---: | :---: |
| 1 | SOURCE | The switcher ground | This pin is connected to the buck source/inductor junction and grounds the switcher circuitry. The dissipated heat of the transistor is conducted out through this pin. |
| 2 | VCC | Supplies the switcher section | The switcher $\mathrm{V}_{\mathrm{CC}}$ voltage up to 20 V . |
| 3 | DMG | Demagnetization detection | This pin monitors the inductor magnetic activity. |
| 4 | FB | Feedback pin | This pin senses the output voltage through a resistive divider. |
| 5 | COMP | Loop compensation | The error amplifier output is available on this pin. The network connected between this pin and ground adjusts the control loop bandwidth. |
| 6 | NC | Not connected pin | Not connected pin for better isolation between high voltage and low voltage pins. |
| 7 | INT | The intermediate buck point | This is the input to generate the raw dc voltage. |
| 8 | VCCLV | Supplies the low-voltage section | The $\mathrm{V}_{\text {CCLV }}$ voltage biases the MOSFET driver, Comparator and LDO circuitry. |
| 9 | CMPOUT | Comparator output | Open-drain output pin of internal comparator. This pin is pulled low when the CMPIN passes above 1 V . |
| 10 | STBY | Standby pin | This pin affects the speed of comparator and IC consumption. Standby mode (grounded pin) - slow comparator. Active mode (> 3 V on pin) - fast comparator. |
| 11 | LDOOUT | LDO output | A short-circuit protected 3.3 V or 5 V rail. |
| 12 | VRAW | The intermediate bus rail | This is the raw voltage driving the LDO. |
| 13 | CMPIN | Comparator input | Input of the internal comparator, internally biased by a $120 \mu \mathrm{~A}$ current source. |
| 14 | GND | The ground of low-voltage section | - |
| 15 | - | - | Creepage distance. |
| 16 | DRAIN | Drain connection | The connection to the lateral MOSFET drain. |



Figure 2. Simplified Block Diagram

MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| SWITCHER PINS - VOLTAGE ON PINS RELATED TO SOURCE PIN |  |  |  |
| $B V_{\text {DSS }}$ | Drain voltage | -0.3 to 670 | V |
| $V_{\text {CC }}$ | Power Supply voltage pin, continuous voltage | -0.3 to 20 | V |
| $\mathrm{V}_{\mathrm{FB}}, \mathrm{V}_{\text {COMP }}, \mathrm{V}_{\mathrm{DMG}}$ | Voltage on FB, COMP and DMG pins | -0.3 to 10 | V |
| IDMG,clamp | Maximum current of clamped DMG pin (voltage on pin is clamped to -0.7 V/10 V) | -2 / 3 | mA |

LOW VOLTAGE PINS - VOLTAGE ON PINS RELATED TO GND PIN

| $\mathrm{V}_{\text {CCLV }}, \mathrm{V}_{\text {INT }}$ | Power Supply voltage pins, continuous voltage | -0.3 to 20 |  |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CMPIN }}, \mathrm{V}_{\text {LDOOUT }}$, <br> $\mathrm{V}_{\text {STBY }}$ | Voltage on CMPIN, STBY and LDOOUT pins, continuous voltage | -0.3 to 5.5 | V |
| $\mathrm{~V}_{\text {CMPOUT, }}, \mathrm{V}_{\text {RAW }}$ | Voltage on CMPOUT, VRAW pins, continuous voltage | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |

COMMON PARAMETERS

| $T_{J, \max }$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {storage }}$ | Storage Temperature Range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD $_{\text {HBM }}$ | ESD Capability, Human Body Model | 2 | kV |
| ESD $_{\text {CDM }}$ | ESD Capability, Charged-Device Model | V |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series incorporates ESD protection and is tested by the following methods:

- ESD Human Body Model tested per JEDEC Standard JESD22-A114F
- ESD Charged-Device Model tested per JEDEC Standard JESD22-C101F
- Latch-up protection and exceeds 100 mA per JEDEC standard JESD78

THERMAL CHARACTERISTICS

| Symbol | Rating | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {өJ-ASW }}$ | Thermal Resistance Junction-to-Air - switcher section only | 150 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJ-ALV }}$ | Thermal Resistance Junction-to-Air - low-voltage section only | 150 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ELECTRICAL CHARACTERISTICS - HIGH-VOLTAGE SWITCHER

( $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCLV}}=12 \mathrm{~V}$ unless otherwise noted, for typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/ \mathrm{max}$ values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- |

SUPPLY SECTION AND $V_{C c}$ MANAGEMENT

| $\mathrm{V}_{\mathrm{CC} \text { (on) }}$ | $\mathrm{V}_{\mathrm{CC}}$ increasing level at which the switcher starts operation |  | 8.4 | 9.0 | 9.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} \text { (min) }}$ | $\mathrm{V}_{\mathrm{CC}}$ decreasing level at which the HV current source restarts |  | 7.0 | 7.4 | 7.8 | V |
| $\mathrm{V}_{\mathrm{CC} \text { (off) }}$ | $\mathrm{V}_{\mathrm{CC}}$ decreasing level at which the switcher stops operation (UVLO) |  | 6.7 | 7.0 | 7.2 | V |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Internal IC consumption | $\mathrm{f}_{\text {SW }}=65 \mathrm{kHz}$ | - | 1 | - | mA |
| ICCskip | Internal IC consumption | $\mathrm{V}_{\text {COMP }}=0 \mathrm{~V}$ (No switching MOSFET) | - | 340 | - | $\mu \mathrm{A}$ |

## POWER SWITCH CIRCUIT

| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Power Switch Circuit on-state resistance | $\begin{aligned} & I_{D}=50 \mathrm{~mA}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{D}}=50 \mathrm{~mA}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \end{aligned}$ | - | $\begin{aligned} & 18 \\ & 33 \end{aligned}$ | $\begin{aligned} & 23 \\ & 38 \end{aligned}$ | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $B V_{\text {DSS }}$ | Power Switch Circuit \& Startup breakdown voltage | $\mathrm{I}_{\mathrm{D} \text { (off) }}=120 \mu \mathrm{~A}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ <br> Figure 9 shows the temp. dependency | 670 | - | - | V |
| IDSS(off) | Power Switch \& Startup off-state leakage current | $\begin{aligned} & \mathrm{T}_{J}=125^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DS}}=670 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DS}}=400 \mathrm{~V} \end{aligned}$ | - | 5 2 | - | $\mu \mathrm{A}$ |
| $t_{r}$ | Turn-on time (90\% - 10\%) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{DS}}$ set for $\mathrm{I}_{\text {drain }}=0.7 \times \mathrm{l}_{\mathrm{PK}}$ | - | 35 | - | ns |

ELECTRICAL CHARACTERISTICS - HIGH-VOLTAGE SWITCHER (continued)
( $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCLV}}=12 \mathrm{~V}$ unless otherwise noted, for typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/$ max values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SWITCH CIRCUIT

| $\mathrm{t}_{\mathrm{f}}$ | Turn-off time (10\%-90\%) |  | - | 10 | - |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{on}(\mathrm{min})}$ | Minimum on time |  | - | 300 | - |

INTERNAL START-UP CURRENT SOURCE

| $\mathrm{I}_{\text {start1 }}$ | High-voltage current source | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(o n)}-200 \mathrm{mV}$ | 4 | 8 | 12 | mA |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {start2 }}$ | High-voltage current source | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | - | 0.4 | - | mA |
| $\mathrm{V}_{\mathrm{CC}(\text { th })}$ | $\mathrm{V}_{\mathrm{CC}}$ transient level for $\mathrm{I}_{\text {start1 }}$ to $\mathrm{I}_{\text {start2 }}$ <br> toggling point |  | - | 1.3 | - | V |
| $\mathrm{V}_{\mathrm{HV}(\text { min })}$ | Minimum startup voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(o n)}-200 \mathrm{mV}$ | - | - | 22 | V |

## CURRENT COMPARATOR

| $\mathrm{I}_{\mathrm{PK}}$ | Maximum internal current setpoint (Note 2) | $\mathrm{T}_{J=25^{\circ} \mathrm{C}}$ | 325 | 350 | 375 | mA |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{PK}(\mathrm{SW})}$ | Final switch current with a primary slope of <br> $320 \mathrm{~mA} / \mathrm{us}$ | $\mathrm{f}_{\mathrm{SW}}=65 \mathrm{kHz}$ | - | 370 | - | mA |
| $\mathrm{t}_{\mathrm{SS}}$ | Soft-start duration |  | - | 4 | - | ms |
| $\mathrm{t}_{\text {prop }}$ | Propagation delay from current detection to <br> drain OFF state |  | - | 70 | - | ns |
| $\mathrm{t}_{\text {LEB }}$ | Leading Edge Blanking Duration |  | - | 130 | - | ns |

## INTERNAL OSCILLATOR

| $f_{\text {OSC }}$ | Oscillation frequency (Note 3) | $T_{J}=25^{\circ} \mathrm{C}$ | 59 | 65 | 71 |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{D}_{\max }$ | Maximum duty ratio |  | 62 | 66 | 72 |

DEMAGNETIZATION DETECTION BLOCK

| $\mathrm{V}_{\mathrm{DMG}(\mathrm{th})}$ | Input threshold | Voltage is decreasing | 15 | 50 | 85 | mV |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DMG}(\mathrm{th}, \mathrm{H})}$ | Hysteresis | Voltage is increasing | - | 25 | - | mV |
| $\mathrm{t}_{\text {dem }}$ | Demag propagation delay |  | - | 70 | - | ns |
| $\mathrm{t}_{\text {blank }}$ | Blanking time after turn off the switcher <br> transistor | Step from negative voltage value (equal to <br> $-1 \mathrm{~mA})$ to positive voltage 1 V | 0.5 | 1.0 | - | $\mu \mathrm{s}$ |
| $\mathrm{R}_{\text {int }}$ | DMG pin internal resistance |  | - | 40 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {int }}$ | DMG pin internal capacitance | Guaranteed by design | - | 10 | - | pF |

## ERROR AMPLIFIER SECTION

| $\mathrm{V}_{\mathrm{REF}}$ | Error amplifier reference voltage |  | 3.2 | 3.3 | 3.4 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{FB}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=3.3 \mathrm{~V}$ | - | 1 | - | $\mu \mathrm{A}$ |
| $\mathrm{G}_{\mathrm{M}}$ | Transconductance |  | - | 2 | - | mS |
| $\mathrm{I}_{\text {OTAlim }}$ | OTA maximum current capability | $\mathrm{V}_{\mathrm{FB}}>\mathrm{V}_{\mathrm{OTAen}}$ | - | $\pm 150$ | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OTAen }}$ | FB voltage to disable OTA |  | 0.7 | 1.3 | 1.7 | V |

## COMPENSATION SECTION

| ICOMPfault | COMP current for which fault is detected |  | - | -40 | - | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICOMP 100\% | COMP current for which internal current set-point is $100 \%$ (IPK) |  | - | -44 | - | $\mu \mathrm{A}$ |
| ICOMPfreeze | COMP current for which internal current setpoint is $\mathrm{I}_{\text {Freeze }}$ |  | - | -80 | - | $\mu \mathrm{A}$ |
| ICOMPskip | The COMP pin current level to enter skip mode |  | - | -120 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {COMP(REF })}$ | Equivalent pull-up voltage in linear regulation range | Guaranteed by design | - | 2.7 | - | V |

ELECTRICAL CHARACTERISTICS - HIGH-VOLTAGE SWITCHER (continued)
( $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCLV}}=12 \mathrm{~V}$ unless otherwise noted, for typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/ \mathrm{max}$ values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPENSATION SECTION |  |  |  |  |  |  |
| $\mathrm{R}_{\text {COMP(up) }}$ | Equivalent feedback resistor in linear regulation range | Guaranteed by design | - | 17.7 | - | k $\Omega$ |
| $\mathrm{I}_{\text {Freeze }}$ | Internal minimum current setpoint | ICOMP < ICOMPFreeze | - | 110 | - | mA |

## PROTECTIONS

| $\mathrm{t}_{\text {SCP }}$ | Fault validation before error flag is asserted | $\mathrm{I}_{\text {COMP }}>\mathrm{I}_{\text {COMPfault }}$ |  | 35 | 48 | - |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {recovery }}$ | OFF phase in fault mode |  | - | 400 | - | ms |
| $\mathrm{V}_{\text {OVP }}$ | $\mathrm{V}_{\mathrm{CC}}$ voltage at which the switcher stops <br> pulsing |  | 17.0 | 18.0 | 18.8 | V |
| $\mathrm{t}_{\text {OVP }}$ | Filter of $\mathrm{V}_{\text {CC }}$ OVP comparator |  | - | 80 | - | $\mu \mathrm{s}$ |

TEMPERATURE MANAGEMENT

| TSD | Temperature shutdown | Guaranteed by design | 150 | 160 | - | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| TSD $_{\text {HYST }}$ | Hysteresis in shutdown | Guaranteed by design | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. There is no compensation ramp in this switcher as CCM operation is prevented by the demagnetization detector.
3. Oscillator frequency is measured with grounded DMG pin. The frequency fosc doesn't have to be observed in application due to active Demagnetization Detection Block.

## ELECTRICAL CHARACTERISTICS - LOW VOLTAGE SECTION

( $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCLV}}=12 \mathrm{~V}$ unless otherwise noted, for typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/$ max values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY SECTION |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CCLV(on) }}$ | $\mathrm{V}_{\text {CCLV }}$ increasing level for activation the internal switches SW $_{\text {INT }}$ and SW VCCLV |  | - | 8.4 | - | V |
| $\mathrm{V}_{\text {CCLV(Hyst) }}$ | $\mathrm{V}_{\text {CCLV }}$ hysteresis for deactivation |  | - | 4.7 | - | V |
| ICCLV1 | Internal IC consumption in standby (grounded pin STBY) | Low voltage section is biased, no switching of internal MOSFETs SWINT and SWVccLV, no $I_{\text {ref1 }}$ | - | 270 | 360 | $\mu \mathrm{A}$ |
| ICCLV4 | Internal IC consumption in active mode (pin STBY in High state) | Low voltage section is biased, no switching of internal MOSFETs SW ${ }_{\text {INT }}$ and SW ${ }_{\text {VCCLV }}$, no $I_{\text {ref1 }}$ | - | 350 | - | $\mu \mathrm{A}$ |

## RAW VOLTAGE GENERTION

| $\mathrm{R}_{\mathrm{DS} \text { (on), INT }}$ | $\mathrm{R}_{\text {DS(on) }}$ of internal MOSFET SW ${ }_{\text {INT }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{DS}}=200 \mathrm{~mA}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{DS}}=200 \mathrm{~mA}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C} \end{aligned}$ | - | $5$ | $\begin{gathered} 7 \\ 10 \end{gathered}$ | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{DS} \text { (on), } \mathrm{VCCLV}}$ | $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ of internal MOSFET SW ${ }_{\text {VCCLV }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{DS}}=50 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{DS}}=50 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C} \end{aligned}$ | - | $15$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | $\Omega$ |
| $\mathrm{V}_{\text {SW(VCCLV), }}$ | Voltage for turn-on the switch SW VCCLV <br> - A version (3.3 V) <br> - B version (5 V ) | voltage is decreasing, $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & 3.56 \\ & 5.25 \end{aligned}$ | $\begin{aligned} & 3.60 \\ & 5.30 \end{aligned}$ | $\begin{aligned} & 3.64 \\ & 5.35 \end{aligned}$ | V |
| $\mathrm{V}_{\text {SW }}(\mathrm{vCCLV}), \mathrm{H}$ | Voltage for turn-off the switch SW VCCLV <br> - A version (3.3 V) <br> - B version (5 V ) | voltage is increasing | - | $\begin{aligned} & 3.65 \\ & 5.35 \end{aligned}$ | - | V |
| $\mathrm{V}_{\text {SW(INT),L }}$ | Voltage for turn-on the switch SW INT <br> - A version (3.3 V) <br> - B version ( 5 V ) | voltage is decreasing | - | $\begin{aligned} & 3.80 \\ & 5.50 \end{aligned}$ | - | V |
| $\mathrm{V}_{\text {SW(INT), }}$ | Voltage for turn-off the switch SW INT <br> - A version (3.3 V) <br> - B version (5 V) | voltage is increasing | $-$ | $\begin{array}{r} 3.85 \\ 5.55 \\ \hline \end{array}$ | - | V |
| $\mathrm{t}_{\text {del }}(\mathrm{SW})$ | Propagation delay of switches INT and VCCLV | voltage is decreasing/increasing | - | 1.5 | - | $\mu \mathrm{S}$ |

ELECTRICAL CHARACTERISTICS - LOW VOLTAGE SECTION (continued)
( $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {CCLV }}=12 \mathrm{~V}$ unless otherwise noted, for typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{J}=40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOW DROPOUT REGULATOR (Input capacitances $\mathrm{C}_{\text {RAW }}=22 \mu \mathrm{~F}$, Output capacitances $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ ) |  |  |  |  |  |  |
| lidoout(max) | Output current capability (Note 4) |  | - | 100 | - | mA |
| ICL | Maximum limitation of output current | Figure 27 shows the temp. dependency | 130 | 260 | 420 | mA |
| $\mathrm{V}_{\text {LDOOUT }}$ | Output voltage accuracy <br> - A version (3.3 V) <br> - B version ( 5 V ) | $\mathrm{l}_{\text {OUT }}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 5) | $\begin{gathered} 3.267 \\ 4.95 \end{gathered}$ | $\begin{gathered} 3.300 \\ 5.00 \end{gathered}$ | $\begin{gathered} 3.333 \\ 5.05 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{DO}}$ | Dropout voltage <br> - A version (3.3 V) <br> - B version ( 5 V ) | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}$ | - | 150 | 250 | mV |
| Regline | Line regulation | A version: 3.6 $\mathrm{V}<\mathrm{V}_{\text {IN }}<4 \mathrm{~V}$, I IOUT $=1 \mathrm{~mA}$ B version: $5.4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<6 \mathrm{~V}$, I IUUT $=1 \mathrm{~mA}$ | - | - | 10 | mV |
| Regload | Load regulation | $\begin{aligned} & \text { lout }=1.0 \text { to } 60 \mathrm{~mA} \\ & \text { lout }=1.0 \text { to } 100 \mathrm{~mA} \end{aligned}$ | - | $\begin{aligned} & 5 \\ & 9 \end{aligned}$ | $\begin{aligned} & \hline 15 \\ & 20 \end{aligned}$ | mV |
| Tran ${ }_{\text {LOAD }}$ | Load transient response | IOUT $=3.0$ to $30 \mathrm{~mA}, \mathrm{t}_{\text {rise }}=\mathrm{t}_{\text {fall }}=1 \mu \mathrm{~s}$ IOUT $=50$ to 100 mA, trise $=\mathrm{t}_{\text {fall }}=1 \mu \mathrm{~s}$ | - | $\begin{aligned} & 35 \\ & 40 \end{aligned}$ | - | mV |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$ for A version <br> $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ for B version <br> $\mathrm{V}_{\text {IN(pk-pk) }}=0.1 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{I}_{\text {OUT }}=60 \mathrm{~mA}$ <br> (Guaranteed by design) <br> Figure 31 shows the freq. dependency | 60 | - | - | dB |
| $\mathrm{V}_{\text {NOISE }}$ | Output noise | IOUT $=60 \mathrm{~mA}, \mathrm{f}=100 \mathrm{~Hz}$ to 100 kHz Figure 32 shows the freq. dependency | - | 300 | - | $\mu \mathrm{V}_{\text {rms }}$ |

## COMPARATOR

| $\mathrm{V}_{\text {CMP(on) }}$ | VCCLV increasing level for activation the <br> comparator |  | - | 4.4 | - | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CMP(Hyst) }}$ | $\mathrm{V}_{\text {CCLV hysteresis for deactivation }}$ |  | - | 0.6 | - | V |
| $\mathrm{V}_{\text {stop }}$ | Voltage above which the COMPOUT pin is <br> pulled down |  | 0.95 | 1 | 1.06 | V |
| $\mathrm{~V}_{\text {restart }}$ | Voltage below which the COMPOUT pin is <br> in high impedance state |  | 0.75 | 0.85 | V |  |
| $\mathrm{I}_{\text {ref1 }}$ | Current source biasing the CMPIN pin |  | 114 | 120 | 126 | $\mu \mathrm{~A}$ |
| $\mathrm{R}_{\text {drain }}$ | Internal MOSFET $\mathrm{R}_{\text {DS(on) }}$ | - | 10 | 20 | $\Omega$ |  |
| $\mathrm{I}_{\text {CMPOUT }}$ | Current capability of internal MOSFET <br> current flowing into COMPOUT pin | Guaranteed by design | - | - | mA |  |
| $\mathrm{t}_{\text {del1 }}$ | Debouncing time constant on the <br> comparator output from High to Low |  | - | 0 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {del2 }}$ | Debouncing time constant on the <br> comparator output from Low to High |  | - | - | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {del }}$ | Comparator propagation delay <br> -active mode <br> - standby mode | Step 0.5 V to 1.2 V | - | 60 <br> 220 | 105 | ns |

## TEMPERATURE SHUTDOWN

| $\mathrm{TSD}_{(\mathrm{LV})}$ | Temperature shutdown | Guaranteed by design | 150 | 160 | - | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{TSD}_{(\mathrm{LV}) \mathrm{HYST}}$ | Hysteresis in shutdown | Guaranteed by design | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. The accuracy of output voltage is guaranteed up to output current value specified by lidoout(max). For higher output current value, the accuracy can be improved by using a higher capacitances $\mathrm{C}_{\text {RAW }} / \mathrm{C}_{\text {OUT }}$.
5. The output voltage $\mathrm{V}_{\text {LDOOUT }}$ of LDO is guaranteed for $25^{\circ} \mathrm{C}$ only. The temperature dependency graph shows the temperature dependency for $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.

TYPICAL CHARACTERISTICS - HIGH VOLTAGE SWITCHER


Figure 3. $\mathbf{V}_{\mathrm{CC}(\mathrm{on})}$ vs. Temperature


Figure 5. $\mathrm{V}_{\mathrm{CC}(\text { off) }}$ vs. Temperature


Figure 7. ICCskip vs. Temperature


Figure 4. $\mathrm{V}_{\mathrm{CC}(\mathrm{min})}$ vs. Temperature


Figure 6. ICC1 vs. Temperature


Figure 8. $\mathbf{R}_{\text {DS(on) }}$ vs. Temperature


Figure 9. Breakdown voltage vs. Temperature


Figure 11. I $\mathrm{I}_{\mathrm{PK}}$ vs. Temperature


Figure 13. $I_{\text {start } 1}$ vs. Temperature


Figure 10. IDSS(off) vs. Temperature


Figure 12. $I_{\text {Freeze }}$ vs. Temperature


Figure 14. $\mathrm{V}_{\mathrm{HV}(\mathrm{min})}$ vs. Temperature

TYPICAL CHARACTERISTICS - LOW VOLTAGE SECTION


Figure 15. IccLv1 vs. Temperature


Figure 17. $\mathbf{R}_{\mathrm{DS}(o n), \text { INT }}$ vs. Temperature


Figure 16. $\mathrm{V}_{\mathrm{CCLV}(o n)}$ vs. Temperature


Figure 18. R $_{\text {DS(on), }}$ VccLv $v$ vs. Temperature


Figure 19. $\mathbf{V}_{\mathrm{SW}(\mathrm{vCCLV}), \mathrm{L}}$ vs. Temperature


Figure 21. $\mathbf{V}_{\text {SW(INT),L }}$ vs. Temperature


Figure 20. $\mathbf{V}_{\mathbf{S W}(\mathrm{vCCLV}), \mathrm{H}} \mathrm{vs}$. Temperature


Figure 22. $\mathbf{V}_{\text {SW(INT),H }}$ vs. Temperature

TYPICAL CHARACTERISTICS - RAW VOLTAGE GENERATION FOR B1 VERSION (5 V OUTPUT)


Figure 23. $\mathbf{V}_{\mathbf{S W}(\mathrm{VCCLV}), \mathrm{L}}$ vs. Temperature


Figure 25. $\mathbf{V}_{\text {SW(INT),L }}$ vs. Temperature


Figure 24. $\mathbf{V}_{\text {SW(VCCLV), }}$ vs. Temperature


Figure 26. $\mathbf{V}_{\text {SW(INT),H }}$ vs. Temperature


Figure 27. ICL vs. Temperature


Figure 29. $\mathbf{V}_{\text {LDoout }}$ vs. Temperature (B Version)


Figure 31. PSRR vs. Frequency


Figure 28. VLDOOUT vs. Temperature (A Version)


Figure 30. $\mathbf{V}_{\text {DO }}$ vs. Temperature


Figure 32. Noise vs. Frequency


Figure 33. $\mathbf{V}_{\mathbf{C M P}(\text { on })}$ vs. Temperature


Figure 35. $\mathrm{V}_{\text {stop }}$ vs. Temperature


Figure 37. Iref1 vs. Temperature


Figure 34. $\mathrm{V}_{\text {CMP(Hyst) }}$ vs. Temperature


Figure 36. $\mathbf{V}_{\text {restart }}$ vs. Temperature


Figure 38. $\mathrm{t}_{\text {del }}$ vs. Temperature

## APPLICATIONS INFORMATION

This NCP10970 integrated circuit associates a high-voltage switcher configured to drive a buck topology with a low-voltage die hosting a linear regulator and dedicated comparator circuitry. The buck circuit delivers output voltage up to 16 V (adjustable by resistor divider on FB pin) from universal mains input and using a proprietary downstream converter technique creates 3.3 V or 5 V in an effective way.

Current-mode operation with detection end of demagnetization: the high-voltage switcher uses fixed-frequency current-mode control architecture. A dedicated pin DMG permanently monitors the magnetic activity in the inductor and prevents from entering the continuous conduction mode (CCM). The DMG pin has to be connected through proper resistor value to the end of the inductor.

670 V MOSFET: the switcher contains a high-voltage low-power MOSFET with a $18 \Omega R_{\mathrm{DS}(\text { on })} @ T_{\mathrm{J}}=25^{\circ} \mathrm{C}$. The dissipated heat of the power transistor is conducted out through the SOURCE pin.

Dynamic Self-Supply contains an internal high-voltage start-up current source. This device can be used in applications in which no auxiliary winding provides a supply voltage or in application with low output voltage, for example 5 V . For power dissipation concerns but also for best stand-by power performance, we recommend to disable DSS operation by providing a self-supply to the switcher.

Short circuit protection is permanently monitoring the COMP pin activity. The controller is able to detect the short-circuit condition and immediately reduce the output power for a total system protection. A fault timer is started as soon as the COMP current is below a threshold, $I_{\text {COMPfault }}$, which indicates the maximum peak current. If the fault is still present at the end of this timer, then the device enters a safe, auto-recovery burst mode, affected by a fixed timer recurrence, $t_{\text {recovery }}$. Once the short has disappeared, the controller resumes operations.

Built-in $V_{C C}$ Over Voltage Protection is monitoring the voltage on the VCC pin. When the voltage exceeds a level of $V_{\mathrm{OVP}}$ ( 18 V typically), the controller immediately stops switching and waits for a time period given by a $t_{\text {recovery }}$ before attempting to restart. If the fault is gone, the controller resumes operation. If the fault is still there, the controller is again in protection mode and waits another time period $t_{\text {recovery }}$ before attempting to restart.

Soft-Start: a 4 ms soft-start ramp ensures a smooth startup sequence and reduces output overshoots.

Current control ensures a good efficiency for changing output power demands. The controller observes the COMP
pin and control the current peak value. The switching frequency is setup to its maximum and keep based on the load condition by DMG control.

Skip operation ensures a good efficiency when the output power demand diminishes. By skipping un-needed switching cycles, the NCP10970 drastically reduces the power wasted during light load conditions.

Integrated linear regulator provides a 3.3 V or 5 V (based on chosen version) of output voltage on short-circuit protected output. Supplied by a raw dc voltage derived from the high-voltage buck in a proprietary way, it maintains a good efficiency while offering low quiescent current.
Comparator circuitry can be used for over-temperature detection. The input pin of comparator - CMPIN pin - is permanently biased by a precise constant current source. By connecting a pull-down PTC thermistor to this pin, the circuit can deliver a low signal in case a temperature runaway is sensed. The low signal is present on output pin of comparator - CMPOUT pin - that is an open drain type.
Standby circuit affects the speed of the Comparator $t_{\mathrm{del}}$ and also the current consumption of the Low Voltage part $I_{\mathrm{CCLV} 1}$ vs $I_{\mathrm{CCLV} 4}$. If the STBY pin is suddenly grounded (or after startup of the IC), the IC goes to the standby mode after 20 ms . When the IC is in standby mode and STBY pin goes to High State ( $>3 \mathrm{~V}$ on pin, pin max rating is 5.5 V ), the IC goes to active mode after $4 \mu \mathrm{~s}$ max - it is called as wake-up time from standby mode to active mode.

## Start-up Sequence of Switcher

During start-up sequence of NCP10970, the supply voltage for switcher (VCC pin) is created by an internal high-voltage start-up current source. This startup-up current source can be used as a DSS (Dynamic self-supply) in case that supply voltage is not present or doesn't reach the necessary voltage value.
The internal HV start-up current source is active when the voltage on DRAIN pin is above $V_{\mathrm{HV}(\mathrm{min})}$ level. This start-up current source can charges up the $C_{\mathrm{VCC}}$ capacitor connected to VCC pin by typical current value $I_{\text {start1 }}$. In case of damaged or missing $C_{\mathrm{VCC}}$ capacitor, the device is protected against self-destruction by limiting the start-up current to $I_{\text {start2 }}$ value till the voltage on VCC pin is higher than $V_{\mathrm{CC}(\text { th })}$ value. If the VCC voltage touches the $V_{\mathrm{CC}(o n)}$ level, the current source is turned off and the internal DRV pulses of switcher transistor are authorized. If the VCC voltage decreases below the $V_{\mathrm{CC}(\mathrm{min})}$ level, the current source is turned on again till the VCC voltage increase to $V_{\mathrm{CC}(\text { on })}$ level, than the current source is turned off again. Figure 39 shows the internal start-up logic for control the high-voltage start-up current source.


Figure 39. Internal Control Logic of HV Start-up Current Source

## Soft-start

The NCP10970 features 4 ms soft-start ramp which reduces the power-on stress but also contributes to lower overshoot of output voltage. Figure 40 shows a typical
operating waveform. Soft-start ramp is applied during first start of application and upon every restart, i.e. auto-recovery restart of application after fault state.


Figure 40. The 4 ms Soft-start Ramp during Start-up Sequence

## Demagnetization Detection

To avoid the CCM operation during heavy load conditions, the switcher in NCP10970 is equipped by demagnetization detection block.

Demagnetization detection block affects the switching frequency of the switcher as it shown in Figure 41. Switching frequency is determined by a frequency oscillator when on-time plus off-time are shorter than switching period time. Otherwise, the switcher is forced to wait for the end of the inductor demagnetization although the end of the
switching period came as first. Therefore, the demagnetization detection block doesn't authorize new switching cycle till the inductor demagnetization phase is not finished.

The end of demagnetization is sensed by threshold voltage level $V_{\mathrm{DMG}(\mathrm{th})}$ which is valid for decreasing voltage. The new DRV pulse is present after propagation delay $t_{\text {dem }}$ of the demagnetization detection block. The unwanted demagnetization detection is secured by a hysteresis on demagnetization threshold level and blanking time.


Figure 41. Switching Waveforms with Demagnetization Detection during Light and Heavy Load Operation

Recommended connection of DMG pin shows Figure 42. External resistor $R_{1}$ and internal resistor $R_{\text {int }}$ create resistor divider. The divider ratio should be chosen with respect to $V_{\text {DMG(th) }}$ value, which is important for proper end of
demagnetization detection. Resistance of external resistor $R_{1}$ has to be chosen based on maximum current value $I_{\text {DMG,clamp }}$ flowing through the clamp diode.


Figure 42. Recommended Connection of DMG Pin

## Current and Switching Frequency Control

The improvement of the efficiency during light load and reduction of no-load standby power requires change of the switching frequency and current peak setpoint depending on the state of the load. Therefore, this device implements a current and switching frequency control when the COMP current passes a certain levels.

The current peak control mechanism is clearly described in Figure 43. The switching frequency control is based on interrupting of the switching in Skip mode. Out of the Skip mode, the full switching frequency is setup, but with limiting by the demagnetization detection block. It means, the switching frequency is determined by the application, not by a device itself.


Figure 43. By Observing the Current on the COMP Pin, the Controller Changes its Current Peak Setpoint and Switching Frequency to Improved Performance at Light Load Conditions

## COMP Pin

Figure 44 depicts the relationship between COMP pin voltage and current. The COMP pin operates linearly as the absolute value of COMP current ( $I_{\text {COMP }}$ ) is above $40 \mu \mathrm{~A}$. In
this linear operating range, the dynamic resistance is $17.7 \mathrm{k} \Omega$ typically ( $R_{\mathrm{COMP}}(\mathrm{up})$ ) and the effective pull-up voltage is 2.7 V typically $\left(V_{\mathrm{COMP}(\mathrm{REF})}\right)$. When $I_{\mathrm{COMP}}$ is decreases, the COMP voltage is increased to 3.2 V .


Figure 44. COMP Pin Voltage vs. COMP Current

## FB Pin Function

The portion of the output voltage is connected into the pin. The pin voltage is compared with internal $V_{\text {REF }}(3.3 \mathrm{~V})$ using Operation Transconductance Amplifier (Figure 45). The OTAs output is connected to COMP pin. The compensation resistor network is connected to the COMP pin. The current capability of OTA is limited to $-150 \mu \mathrm{~A}$ typically. The positive current is defined by internal $R_{\text {COMP(up) }}$ resistor and $V_{\text {COMP(ref) }}$ voltage. If FB path loop is broken (i.e. the FB pin is disconnected), an internal current $I_{\mathrm{FB}}(1 \mu \mathrm{~A}$ typ. $)$ will pull up the FB pin and the IC stops switching to avoid uncontrolled output voltage increasing.


Figure 45. FB Pin Connection Schematic

## Auto-recovery Over-Voltage Protection

The particular switcher of NCP10970 arrangement offers a simple way to prevent output voltage runaway when the compensation network fails. Therefore, a comparator monitors the VCC pin. If there is an over-voltage condition on the $C_{\mathrm{VCC}}$ capacitor, the controller considers it as an OVP situation. To avoid some unwanted OVP situation, there is implemented filter with time constant $t_{\mathrm{OVP}}$. If fault is present for whole $t_{\mathrm{OVP}}$ time, the fault is confirmed and the internal pulses are immediately stopped. The controller enters to auto-recovery protection mode, and normal operation will be resumed after $t_{\text {recovery }}$ time constant. If the fault condition still exists, the device enters to the protection mode again.


Figure 46. Realization of OVP Protection on VCC Pin


Figure 47. The Switcher Auto-recovers to Normal Operation after Over-voltage on VCC Pin

## Auto-recovery Short-Circuit Protection

As soon as $V_{C C}$ reaches $V_{\mathrm{CC}(o n)}$, drive pulses are internally enabled. If everything is correct, the output voltage rises and starts to supply the VCC capacitor. When the output voltage is not regulated, the current coming through COMP pin is below $I_{\text {COMPfault }}$ level $(40 \mu \mathrm{~A}$ typically), which is not only during the startup period but also anytime an overload situation occurs, an internal error flag is asserted, Ipflag is indicating that the system has
reached its maximum current limit setpoint. The assertion of this Ipflag triggers a fault counter $t_{\mathrm{SCP}}$ ( 48 ms typically). If Ipflag remains asserted when the $t_{\mathrm{SCP}}$ counter elapses, all driving pulses are stopped and in $t_{\text {recovery }}$ duration (about 400 ms ). A new attempt to re-start occurs and will last 48 ms providing the fault is still present. When the fault disappears, the power supply quickly resumes operation. Figure 48 depicts this particular mode.


Figure 48. In Case of Short - circuit or Overload, the Switcher of NCP10970 Protects Itself and the Power Supply via a Low Frequency Burst Mode. The VCC is Maintained by the DSS Function of the Start-up Current Source

## Start-up Sequence of Low Voltage Section

The switcher starts switching when the supply voltage $V_{\mathrm{CC}}$ reaches $V_{\mathrm{CC}(\text { on })}$ level and therefore the output voltage of the switcher is ramping-up. The supply pin VCCLV of the low voltage section is connected to the switcher output voltage. When the $V_{\text {CCLV }}$ voltage reaches the $V_{\text {CCLV(on) }}$ level, the switch $\mathrm{SW}_{\text {INT }}$ is active to ramp-up the $V_{\text {RAW }}$
voltage to its nominal value given by a $V_{\text {SW(INT),H. }}$ During this start-up sequence is active the switch $\mathrm{SW}_{\text {INT }}$ only, i.e. the switch $\mathrm{SW}_{\mathrm{VCCLV}}$ is blocked until the $V_{\mathrm{RAW}}$ voltage reaches the $V_{\mathrm{SW}(\mathrm{INT}), \mathrm{H}}$ voltage level. The LDO output voltage is ramping-up after the $V_{\text {RAW }}$ reaches its nominal value to achieve smooth and linear rise ramp of this voltage. Figure 49 shows the operation during start-up sequence.


Figure 49. Startup Waveforms of the Switcher and Low Voltage Section with LDO

## Steady-state and Transient Operation of Switcher and LDO

During steady-state operation, the switch $\mathrm{SW}_{\text {INT }}$ is switching to supply the LDO. If this energy delivering is not enough, there is a switch SW $_{\text {VCCLV }}$, which can supply the LDO from the output capacitor connected to switcher output rail. The switch $\mathrm{SW}_{\mathrm{VCCLV}}$ is turned-on especially during
transient states. Figure 50 shows the behavior of the switches during steady state and transient state, when the LDO output rail is heavy loaded. Both switches are turned-on when the $V_{\text {RAW }}$ voltage touches the turn-on voltage reference, i.e. $V_{\text {SW(INT),L }}$ and $V_{\text {SW(VCCLV),L }}$, and turned-off when the $\mathrm{V}_{\text {RAW }}$ voltage touches turn-off voltage reference $V_{\text {SW(VCCLV),H }}$ and $V_{\text {SW(INT),H }}$.


Figure 50. Steady State Waveforms of the Switcher and Low Voltage Section with LDO

## Power-down Operation of Switcher and LDO

This operation mode is showing the behavior of the controller when the input HV voltage is unplugged. When the input voltage is no longer present, the energy for LDO
cannot be ensured through INT switch, so the energy is transferred from capacitor on switcher output voltage rail through VCCLV switch. Figure 51 shows the behavior of the switches during power-down.

## NCP10970



Figure 51. Power-down Behavior of the Switcher and Low Voltage Section with LDO

## Linear Regulator

The integrated LDO regulator is an NMOS type for better output stability. The output voltage is fixed 3.3 V or 5 V based on chosen version (see ordering information table on page 22) and output current is limited to 260 mA @ $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ as a short-circuit protection of LDO output.

The input voltage of LDO regulator is $V_{\text {RAW }}$ voltage and the LDO is supplied from $V_{\text {CCLV }}$ voltage.

## Comparator

The input of this circuitry is CMPIN pin, which is biased by a current source during all operational conditions. Comparator connected to the CMPIN pin turns-on and off the internal MOSFET transistor connected to COMPOUT pin - this pin is open-drain. The Speed of the Comparator is determined by the active or standby of the IC, i.e. the Comparator is in standby mode when the STBY pin is
grounded. Standby mode affects the propagation delay $t_{\text {del }}$ of the comparator.

Over-temperature detection is based on pull-down PTC thermistor connected to CMPIN pin. Internal current source force the current value $I_{\text {ref1 }}=120 \mu \mathrm{~A}$ through the PTC. If the over-temperature condition appears, the resistance of the PTC thermistor increases, i.e. the sensed voltage reaches the value $V_{\text {stop }}=1 \mathrm{~V}$ and the comparator turned-on the internal MOSFET, which force the CMPOUT pin to the Low state. The de-bouncing time constants $t_{\text {del1 }}=50 \mu \mathrm{~s}$ and $t_{\text {del2 }}=10 \mu \mathrm{~s}$ on comparator output can be implemented as an option. The CMPOUT pin goes back to High Z state, when the sensed voltage on PTC decreases below the value $V_{\text {restart }}=0.8 \mathrm{~V}$. Figure 52 shows the comparator operation with/without de-bouncing filter based on input voltage on CMPIN pin.


Figure 52. Over-temperature/Over-current Detection with/without De-bouncing Filter

## NCP10970

The CMPOUT pin is forced low during startup independently of voltage on CMPIN pin when the supply voltage is between 2.5 V and $V_{\mathrm{CMP}(\text { on })}=4.4 \mathrm{~V}$. When the supply voltage $V_{\mathrm{CCLV}}$ touches the $V_{\mathrm{CMP}(\mathrm{on})}=4.4 \mathrm{~V}$ level, the CMPOUT pin is forced low or keep in High Z state based on input voltage on CMPIN pin. If the CMPIN voltage is
above 0.8 V when the $V_{\mathrm{CCLV}}$ touches the $V_{\mathrm{CMP}(\text { on })}$ level, the CMPOUT pin is forced to low.

The internal current source $I_{\text {ref1 }}$ has its nominal value when supply voltage $V_{\text {CCLV }}$ is above 3.7 V . Figure 53 shows the behavior of the comparator based on supply voltage $V_{\text {CCLV }}$.


Figure 53. Operational Condition of the Comparator Based on Supply Voltage

## Thermal Shutdown

Internal TSD protects the silicon against self-destruction due to high temperature. If the temperature on silicon reaches $160^{\circ} \mathrm{C}$ typically, LDO output and input of
over-temperature detection are disabled. The CMPOUT pin is set to Low state as an indication of the over-temperature condition. All components are enabled again when the silicon temperature fall by $20^{\circ} \mathrm{C}$.

ORDERING INFORMATION

| Device | Maximum Peak <br> Current | vccLV (on) | VCCLV Switch <br> INT Switch <br> References | LDO Output <br> Voltage | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NCP10970A1DR2G | 350 mA | 8.4 V | $3.60 \mathrm{~V} / 3.65 \mathrm{~V}$ <br> $3.80 \mathrm{~V} / 3.85 \mathrm{~V}$ | 3.3 V | SOIC-16NB <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NCP10970B1DR2G | 350 mA | 8.4 V | $5.30 \mathrm{~V} / 5.35 \mathrm{~V}$ | 5 V | SOIC-16NB <br> (Pb-Free) | $2500 /$ Tape \& Reel |

[^0]
## SOIC－16 NB，LESS PIN 15 <br> CASE 752AC－01

ISSUE O
DATE 28 JAN 2011


## SOLDERING FOOTPRINT



| ARKING DIAGRAM＊ |  |
| :---: | :---: |
| 16月 日 月 Н 月 Н Н XxxxxxxxxxxxG |  |
|  |  |
| xxxxixxxxxxxx |  |
|  | AWLYWW |
| 园日も日日も |  |
| XXXXX＝Specific Device Cod |  |
| A | ＝Assembly |
|  | ＝Wafe |
| Y | ＝Year |
|  | k Week |
|  | ＝Pb－Free Package |

＊This information is generic．Please refer to device data sheet for actual part marking． $\mathrm{Pb}-$ Free indicator，＂ G ＂，may or not be present．

| DOCUMENT NUMBER： | 98AON55422E | Electronic versions are uncontrolled except when accessed directly from the Document Repository |
| :---: | :---: | :---: |
| DESCRIPTION： | SOIC－16 NB，LESS PIN 15 | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries，LLC dba ON Semiconductor or its subsidiaries in the United States and／or other countries． ON Semiconductor reserves the right to make changes without further notice to any products herein．ON Semiconductor makes no warranty，representation or guarantee regarding the suitability of its products for any particular purpose，nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit，and specifically disclaims any and all liability，including without limitation special，consequential or incidental damages．ON Semiconductor does not convey any license under its patent rights nor the rights of others．
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

