

# **MOSFET** - Power, Single N-Channel

80 V, 6.7 mΩ, 80 A

# **NVMFS6H836N**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS6H836NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halide Free, and are RoHS Compliant

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltag	V <sub>DSS</sub>	80	V		
Gate-to-Source Voltage	V <sub>GS</sub>	±20	V		
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	74	Α
Current R <sub>θJC</sub> (Notes 1, 3)	State	T <sub>C</sub> = 100°C	1	53	
Power Dissipation	1	T <sub>C</sub> = 25°C	P <sub>D</sub>	89	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		44	
Continuous Drain Current R <sub>0JA</sub>	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	15	Α
(Notes 1, 2, 3)	State	T <sub>A</sub> = 100°C		11	
Power Dissipation		T <sub>A</sub> = 25°C		3.7	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^\circ$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	432	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			IS	74	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 4.6 A)			E <sub>AS</sub>	521	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	1.7	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40.6	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface–mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
80 V	6.7 mΩ @ 10 V	80 A



**N-CHANNEL MOSFET** 








DFNW5 5x6 (FULL-CUT SO8FL WF) CASE 507BA

#### MARKING DIAGRAM



XXXXXX = 6H836N

(NVMFS6H836N) or

836NWF

(NVMFS6H836NWF)

A = Assembly Location

Y = Year

W = Work Week

Z = Lot Traceability

#### ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				39		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			10	μΑ
		V <sub>DS</sub> = 80 V	T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$	V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = 95 \mu$	A	2.0		4.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-7.3		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A		5.6	6.7	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> =15 V, I <sub>D</sub> = 25 A			97		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz,	V <sub>DS</sub> = 40 V		1640		pF
Output Capacitance	C <sub>OSS</sub>				230		
Reverse Transfer Capacitance	C <sub>RSS</sub>	1			8.0		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 40	V; I <sub>D</sub> = 25 A		25		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 40 V; I <sub>D</sub> = 25 A			5.2		
Gate-to-Source Charge	$Q_{GS}$				8.5		
Gate-to-Drain Charge	$Q_{GD}$				4.3		
Plateau Voltage	$V_{GP}$				4.9		V
SWITCHING CHARACTERISTICS (Note 5)	)						
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 64			16		ns
Rise Time	t <sub>r</sub>	$I_D$ = 25 A, $R_G$ = 2.5 Ω	ł		45		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				41		1
Fall Time	t <sub>f</sub>				34		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage V <sub>SD</sub>		$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$		0.8	1.2	V	
		I <sub>S</sub> = 15 A	T <sub>J</sub> = 125°C		0.7		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0$ V, dIS/dt = 100 A/ $\mu$ s, I <sub>S</sub> = 25 A			43		ns
Charge Time	ta				29		1
Discharge Time	t <sub>b</sub>				15		
Reverse Recovery Charge	Q <sub>RR</sub>				54		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

<sup>5.</sup> Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**






 $R_{DS(on)}$ , DRAIN-TO-SOURCE RESISTANCE (m $\Omega$ ) I<sub>D</sub> = 15 A 8

7

6

Figure 2. Transfer Characteristics




V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) Figure 3. On-Resistance vs. Gate-to-Source Voltage

8

9

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

## TYPICAL CHARACTERISTICS (continued)




Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS6H836NT1G	6H836N	DFN5 (Pb-Free, Halide Free)	1500 / Tape & Reel
NVMFS6H836NT3G	6H836N	DFN5 (Pb-Free, Halide Free)	5000 / Tape & Reel
NVMFS6H836NWFT1G	836NWF	DFNW5 (Pb-Free, Halide Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS6H836NWFT3G	836NWF	DFNW5 (Pb-Free, Halide Free, Wettable Flanks)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



0.10

0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

**DATE 25 JUN 2018** 

#### NOTES:

BURRS

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е		1.27 BSC			
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
A	0 0		12 °		

#### **GENERIC** MARKING DIAGRAM\*



XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week ZZ = Lot Traceability

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL A** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ÓN Semiconductor does not convey any license under its patent rights nor the rights of others

PIN 1

**IDENTIFIER** 

// 0.10 C

○ 0.10 C



#### DFNW5 5x6 (FULL-CUT SO8FL WF)


CASE 507BA **ISSUE A** 

**DATE 03 FEB 2021** 

**MILLIMETERS** 



DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS.
THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
FEATURES TO AID IN FILLET FORMATION ON THE LEADS
DURING MULINITING DURING MOUNTING.



DIM	MIN.	N□M.	MAX.
Α	0.90	1.00	1.10
A1	0.00		0.05
b	0.33	0.41	0.51
c	0.23	0.28	0.33
D	5.00	5.15	5.30
D1	4.70	4.90	5.10
D2	3.80	4.00	4.20
E	6.00	6.15	6.30
E1	5.70	5.90	6.10
E2	3.45	3.65	3.85
e	1.27 BSC		
G	0.51	0.575	0.71
K	1.20	1.35	1.50
L	0.51	0.575	0.71
L1	0.150 REF		


3.40

3.80

12\*

3.00


0°



TOP VIEW

DETAIL A





θ

# RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the  $\square N$ Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **GENERIC** MARKING DIAGRAM\*



= Assembly Location Α

Υ = Year

77

W

= Work Week = Lot Traceability

XXXXXX = Specific Device Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON26450H Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFNW5 5x6 (FULL-CUT SO8FL WF) **PAGE 1 OF 1** 

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative