MOSFET – Power, Single, N-Channel, TSOP-6 30 V, 7.0 A

Features

- Low R_{DS(on)}
- Low Gate Charge
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- Pb-Free Package is Available

Applications

- Load Switch
- Notebook PC
- Desktop PC

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain	Steady	T _A = 25°C	I _D	5.0	Α
Current (Note 1)	State	T _A = 85°C		3.6	
	t ≤ 10 s	T _A = 25°C		7.0	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.0	W
	t ≤ 10 s			2.0	
Continuous Drain	Steady	T _A = 25°C	I_{D}	3.5	Α
Current (Note 2)	State	T _A = 85°C		2.5	
Power Dissipation (Note 2)		T _A = 25°C	P _D	0.5	W
Pulsed Drain Current	t _p = 10 μs	s, V _{GS} =10V	I _{DM}	45	Α
Pulsed Drain Current	t _p = 30 μ	s, V _{GS} =5V	I _D	30	Α
Operating Junction and S	Operating Junction and Storage Temperature			–55 to 150	°C
Source Current (Body Diode)			I _S	2.0	Α
Single Pulse Drain-to–Source Avalanche Energy (V_{DD} = 30 V, I_{L} = 10.4 A, V_{GS} = 10 V, L = 1.0 mH, R_{G} = 25 Ω)			EAS	54	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	125	°C/W
Junction-to-Ambient – t ≤ 10 s (Note 1)	$R_{\theta JA}$	62.5	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	248	

 Surface-mounted on FR4 board using 1 inch sq pad size (Cu area = 1.127 in sq [1 oz] including traces).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
20.1/	21.5 mΩ @ 10 V	
30 V	30 mΩ @ 4.5 V	7.0 A

N-Channel





TSOP-6 CASE 318G STYLE 1



MARKING


XX = Device Code

M = Date Code

Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information ion page 6 of this data sheet.

1

2.	Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0773 in sq).		

ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise noted)

Characteristic	Symbol	Test Cor	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				18.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V.	T _J = 25°C			1.0	μΑ
		V _{GS} = 0 V, V _{DS} = 24 V	T _J = 125°C			10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V ₀	_{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)	•				•		
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _I	_O = 250 μA	1.0		3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V,	I _D = 7.0 A		21.5	25	mΩ
		V _{GS} = 4.5 V,	I _D = 6.0 A		30	35	
Forward Transconductance	9FS	V _{DS} = 10 V,	I _D = 7.0 A		30		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCE						
Input Capacitance	C _{ISS}				560		pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, f} = V_{DS} = 0$			115		1
Reverse Transfer Capacitance	C _{RSS}	VDS = 24 V			75		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V, I _D = 7.0 A			12		nC
Threshold Gate Charge	Q _{G(TH)}				0.85		
Gate-to-Source Charge	Q_{GS}				1.9		
Gate-to-Drain Charge	Q_{GD}				3.0		
Total Gate Charge	Q _{G(TOT)}				6.0		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, \	/ _{DS} = 15 V,		0.8		1
Gate-to-Source Charge	Q _{GS}	V _{GS} = 4.5 V, \ I _D = 7.	0 Å		1.85		
Gate-to-Drain Charge	Q_{GD}		•		3.0		
Gate Resistance	R_{G}				2.8		Ω
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(ON)}				6.0		ns
Rise Time	t _r	V _{GS} = 10 V, V	_{'DS} = 24 V,		15		
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 7.0 \text{ A}, R_G = 3.0 \Omega$			18		
Fall Time	t _f				4.0		
DRAIN - SOURCE DIODE CHARACTERIST	ics						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V}, \qquad T_{J} = 25^{\circ}\text{C}$			0.78	1.0	V
		I _S = 2.0 Å	T _J = 125°C		0.63		
Reverse Recovery Time	t _{RR}		•		15		ns
Charge Time	t _a	V _{GS} =	0 V		9.0		
Discharge Time	t _b	$dI_S/dt = 100 \text{ A/}\mu\text{s}, I_S = 2.0 \text{ A}$			6.0		
Reverse Recovery Charge	Q _{RR}				8.0		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width $\leq 300~\mu$ s, duty cycle $\leq 2\%$.

4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES




GATE-TO-SOURCE VOLTAGE (V) QT 6 QGS

→ Q_{GD} I_D = 7 A 2 $V_{DD} = 15 V$ Vgs ($T_J = 25^{\circ}C$ 0 0 2 4 6 8 10 12 QG, TOTAL GATE CHARGE (nC)

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge









Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES




Figure 13. Maximum Power Derating Chart

Figure 14. Current Derating Chart




Figure 15. Thermal Response

Table 1. ORDERING INFORMATION

Part Number	Marking (XX)	Package	Shipping [†]
NTGS4141NT1	S4	TSOP-6	3000 / Tape & Reel
NTGS4141NT1G	S4	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS4141NT1G	VS4	TSOP-6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



Δ1

STYLE 13: PIN 1. GATE 1

2. SOURCE 2

3. GATE 2

4. DRAIN 2

5. SOURCE 1

DRAIN 1

TSOP-6 CASE 318G-02 **ISSUE V**

12

C SEATING PLANE

DATE 12 JUN 2012

STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR

3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR

2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O

STYLE 12:



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
 PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.


	MILLIMETERS					
DIM	MIN NOM MAX					
Α	0.90	1.00	1.10			
A1	0.01	0.06	0.10			
b	0.25	0.38	0.50			
С	0.10	0.18	0.26			
D	2.90	3.00	3.10			
E	2.50	2.75	3.00			
E1	1.30	1.50	1.70			
е	0.85	0.95	1.05			
Ĺ	0.20	0.40	0.60			
L2	0.25 BSC					
М	Uo.		100			


STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1

STYLE 11:

BASE 1 6. COLLECTOR 2

PIN 1. SOURCE 1






DETAIL Z

Н

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. VZ 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	STYLE 10: PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS 6. D(IN)+

. D(in)	2. DRAIN	2. GND	2. DRAIN 2
. D(in)+	SOURCE	D(OUT)-	3. DRAIN 2
. D(oút)+	4. DRAIN	4. D(IN)-	4. SOURCE 2
. D(out)	5. DRAIN	5. VBUS	5. GATE 1
. GND ´	HIGH VOLTAGE G	GATE 6. D(IN)+	DRAIN 1/GATE 2
14:	STYLE 15:	STYLE 16:	STYLE 17:
. ANODE	PIN 1. ANODE	PIN 1. ANODE/CATHODE	PIN 1. EMITTER
. SOURCE	2. SOURCE	2. BASE	2. BASE
. GATE	3. GATE	EMITTER	ANODE/CATHODE
. CATHODE/DRAIN	4. DRAIN	4. COLLECTOR	4. ANODE
. CATHODE/DRAIN	5. N/C	5. ANODE	CATHODE
. CATHODE/DRAIN	CATHODE	CATHODE	COLLECTOR

GENERIC MARKING DIAGRAM*



STYLE 14: PIN 1. ANODE

5.

3 GATE

RECOMMENDED

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





XXX = Specific Device Code

Α =Assembly Location Υ = Year

W = Work Week = Pb-Free Package XXX = Specific Device Code M = Date Code

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOP-6		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative