## Low Power, 14-Bit, 180 MSPS, Digital-to-Analog Converter and Waveform Generator

## Data Sheet

## FEATURES

On-chip $4096 \times$ 14-bit pattern memory
On-chip DDS
Power dissipation @ 3.3 V, 4 mA output
96.54 mW @ 180 MSPS

Sleep mode: <5 mW @ 3.3 V
Supply voltage: 1.8 V to 3.3 V
SFDR to Nyquist
87 dBc @ 10 MHz output
Phase noise @ 1 kHz offset, 180 MSPS, 8 mA: - $150 \mathrm{dBc} / \mathrm{Hz}$
Differential current outputs: 8 mA max @ 3.3 V
Small footprint, 32 -lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP with $3.6 \mathrm{~mm} \times$ 3.6 mm exposed paddle, and Pb -free package

## APPLICATIONS

Medical instrumentation
Portable instrumentation
Signal generators, arbitrary waveform generators Automotive radar

## GENERAL DESCRIPTION

The AD9102 TxDAC ${ }^{\circ}$ and waveform generator is a high performance digital-to-analog converter (DAC) integrating on-chip pattern memory for complex waveform generation with a direct digital synthesizer (DDS).

The DDS is a 14-bit output, up to 180 MSPS master clock sine wave generator with a 24-bit tuning word, allowing $10.8 \mathrm{~Hz} / \mathrm{LSB}$ frequency resolution.

SRAM data can include directly generated stored waveforms, amplitude modulation patterns applied to DDS outputs, or DDS frequency tuning words.

An internal pattern control state machine lets the user program the pattern period for the DAC as well the start delay within the pattern period for the signal output on the DAC .

A SPI interface is used to configure the digital waveform generator and load patterns into the SRAM.

A gain adjustment factor and an offset adjustment are applied to the digital signal on their way into the DAC.

The AD9102 offers exceptional ac and dc performance and supports DAC sampling rates of up to 180 MSPS.

The flexible power supply operating range of 1.8 V to 3.3 V and low power dissipation of the AD9102 make it well suited for portable and low power applications.

## PRODUCT HIGHLIGHTS

1. High Integration.

On-chip DDS and $4096 \times 14$ pattern memory.
2. Low Power.

Power-down mode provides for low power idle periods.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Product Highlights .....  1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
DC Specifications (3.3 V) ..... 3
DC Specifications (1.8 V) ..... 4
Digital Timing Specifications (3.3 V) ..... 4
Digital Timing Specifications (1.8 V) ..... 5
Input/Output Signal Specifications ..... 5
AC Specifications (3.3 V) ..... 6
AC Specifications ( 1.8 V ) ..... 6
Power Supply Voltage Inputs and Power Dissipation ..... 7
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
ESD Caution ..... 8
Pin Configuration and Function Descriptions .....  9
Typical Performance Characteristics ..... 11
Terminology ..... 16
Theory of Operation ..... 17
SPI Port ..... 18
DAC Transfer Function ..... 19
REVISION HISTORY
5/2019—Rev. 0 to Rev. A
Changes to Table 26 ..... 31
Updated Outline Dimensions ..... 36
Changes to Ordering Guide ..... 36
1/2013-Revision 0: Initial Version
Analog Current Outputs ..... 19
Setting Ioutrs, DAC Gain ..... 19
Automatic Ioutrs Calibration ..... 19
Clock Input ..... 20
DAC Output Clock Edge ..... 21
Generating Signal Patterns ..... 21
Pattern Generator Programming ..... 21
DAC Input Datapaths ..... 22
DOUT Function ..... 22
Direct Digital Synthesizer (DDS) ..... 23
SRAM ..... 23
Sawtooth Generator ..... 23
Pseudo random Signal Generator ..... 24
DC Constant ..... 24
Power Supply Notes ..... 24
Power Down Capabilities ..... 24
Applications Information ..... 25
Signal Generation Examples ..... 25
Register Map ..... 26
Register Descriptions ..... 28
Outline Dimensions ..... 36
Ordering Guide ..... 36

AD9102

## SPECIFICATIONS

## DC SPECIFICATIONS ( $\mathbf{3 . 3} \mathbf{~ V )}$

$\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{max}} ; \mathrm{AVDD}=3.3 \mathrm{~V} ; \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$; internal CLDO, DLDO1 and DLDO2; Ioutrs $=8 \mathrm{~mA}$; maximum sample rate, unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 14 |  | Bits |
| ACCURACY @ 3.3 V <br> Differential Nonlinearity (DNL) Integral Nonlinearity (INL) |  | $\begin{aligned} & \pm 1.4 \\ & \pm 2.0 \end{aligned}$ |  | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| DAC OUTPUT <br> Offset Error <br> Gain Error Internal Reference—No Automatic loutrs Calibration <br> Full-Scale Output Current $3.3 \mathrm{~V}$ <br> Output Resistance <br> Output Compliance Voltage | $\begin{aligned} & -1.0 \\ & 2 \\ & -0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 0.00025 \\ & 4 \\ & 200 \end{aligned}$ | $+1.0$ <br> 8 $\begin{array}{r} +1.0 \\ \hline \end{array}$ | \% of FSR <br> \% of FSR <br> mA <br> $\mathrm{M} \Omega$ <br> V |
| DAC TEMPERATURE DRIFT Gain with Internal Reference Internal Reference Voltage |  | $\begin{aligned} & \pm 251 \\ & \pm 119 \end{aligned}$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ppm $/{ }^{\circ} \mathrm{C}$ |
| REFERENCE OUTPUT Internal Reference Voltage with AVDD $=3.3 \mathrm{~V}$ Output Resistance | 0.8 | $\begin{aligned} & 1.0 \\ & 10 \end{aligned}$ | 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| REFERENCE INPUT <br> Voltage Compliance Input Resistance External Reference Mode | 0.1 | 1 | 1.25 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{M} \Omega \end{aligned}$ |

## AD9102

## DC SPECIFICATIONS (1.8 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}} ; \mathrm{AVDD}=1.8 \mathrm{~V} ; \mathrm{DVDD}=\mathrm{DLDO}=\mathrm{DLDO} 2=1.8 \mathrm{~V} ; \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V} ;$ Ioutrs $=4 \mathrm{~mA} ;$ maximum sample rate, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 14 |  | Bits |
| ACCURACY @ 1.8 V <br> Differential Nonlinearity (DNL) Integral Nonlinearity (INL) |  | $\begin{aligned} & \pm 1.5 \\ & \pm 1.4 \end{aligned}$ |  | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| DAC OUTPUTS <br> Offset Error <br> Gain Error Internal Reference—No Automatic loutrs Calibration Full-Scale Output Current $V_{c c}=1.8 \mathrm{~V}$ <br> Output Resistance <br> Output Compliance Voltage | $\begin{aligned} & -1.0 \\ & 2 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & \pm 0.00025 \\ & 4 \\ & 200 \end{aligned}$ | $\begin{aligned} & +1.0 \\ & 4 \\ & +1.0 \end{aligned}$ | \% of FSR <br> \% of FSR <br> mA <br> M $\Omega$ <br> V |
| DAC TEMPERATURE DRIFT Gain Reference Voltage |  | $\begin{aligned} & \pm 228 \\ & \pm 131 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| REFERENCE OUTPUT <br> Internal Reference Voltage with AVDD $=1.8 \mathrm{~V}$ Output Resistance | 0.8 | $\begin{aligned} & 1.0 \\ & 10 \end{aligned}$ | 1.2 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ |
| REFERENCE INPUT <br> Voltage Compliance Input Resistance External Reference Mode | 0.1 | 1 | 1.25 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{M} \Omega \end{aligned}$ |

## DIGITAL TIMING SPECIFICATIONS (3.3 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}} ; \mathrm{AVDD}=3.3 \mathrm{~V} ; \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$, internal CLDO, DLDO1, and DLDO2; Ioutrs $=8 \mathrm{~mA}$; maximum sample rate, unless otherwise noted.

Table 3.

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \\
\hline DAC CLOCK INPUT (CLKIN) Maximum Clock Rate \& 180 \& \& \& MSPS \\
\hline \begin{tabular}{l}
SERIAL PERIPHERAL INTERFACE \\
Maximum Clock Rate (SCLK) \\
Minimum Pulse Width High \\
Minimum Pulse Width Low \\
Setup Time SDIO to SCLK \\
Hold Time SDIO to SCLK \\
Output Data Valid SCLK to SDO/SDI2/DOUT or SDIO Setup Time \(\overline{\mathrm{CS}}\) to SCLK
\end{tabular} \& \begin{tabular}{l}
80 \\
4.0 \\
5.0 \\
4.0
\end{tabular} \& 6.25
6.25

6.2 \& \& | MHz |
| :--- |
| ns |
| ns |
| ns |
| ns |
| ns |
| ns | <br>

\hline
\end{tabular}

## DIGITAL TIMING SPECIFICATIONS ( $\mathbf{1 . 8} \mathbf{~ V}$ )

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}} ; \mathrm{AVDD}=1.8 \mathrm{~V} ; \mathrm{DVDD}=\mathrm{DLDO}=\mathrm{DLDO} 2=1.8 \mathrm{~V} ; \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V} ;$ Ioutrs $=4 \mathrm{~mA} ;$ maximum sample rate, unless otherwise noted.

Table 4.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| DAC CLOCK INPUT (CLKIN) Maximum Clock Rate | 180 |  |  | MSPS |
| SERIAL PERIPHERAL INTERFACE <br> Maximum Clock Rate (SCLK) <br> Minimum Pulse Width High <br> Minimum Pulse Width Low <br> Setup Time SDIO to SCLK <br> Hold Time SDIO to SCLK <br> Output Data Valid SCLK to SDO/SDI2/DOUT or SDIO <br> Setup Time $\overline{\mathrm{CS}}$ to SCLK | 80 <br> 4.0 <br> 5.0 <br> 4.0 | $\begin{aligned} & 6.25 \\ & 6.25 \\ & 8.8 \end{aligned}$ |  | MHz <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |

## INPUT/OUTPUT SIGNAL SPECIFICATIONS

Table 5.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```CMOS INPUT LOGIC LEVEL (SCLK,\overline{CS}, SDIO, SDO/SDI2/DOUT, RESET, TRIGGER) Input VIN Logic High Input ViN Logic Low``` | $\begin{aligned} & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \\ & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.53 \\ & 2.475 \end{aligned}$ |  | $\begin{aligned} & 0.27 \\ & 0.825 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| ```CMOS OUTPUT LOGIC LEVEL (SDIO, SDO/SDI2/DOUT) Output Vout Logic High Output Vout Logic Low``` | $\begin{aligned} & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \\ & \text { DVDD }=1.8 \mathrm{~V} \\ & \text { DVDD }=3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.79 \\ & 3.28 \end{aligned}$ |  | $\begin{aligned} & 0.25 \\ & 0.625 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| DAC CLOCK INPUT (CLKP, CLKN) <br> Minimum Peak-to-Peak Differential Input Voltage, $\mathrm{V}_{\text {clikp }} / \mathrm{V}_{\text {clikn }}$ <br> Maximum Voltage at $\mathrm{V}_{\text {CLKP }}$ or $\mathrm{V}_{\text {CLKN }}$ Minimum Voltage at V clkp or V clkn Common-Mode Voltage | Generated on Chip |  | 150 <br> VDvDD <br> Vdgnd <br> 0.9 |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |

## AD9102

## AC SPECIFICATIONS (3.3 V)

$\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}} ; \mathrm{AVDD}=3.3 \mathrm{~V} ; \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$, internal CLDO, DLDO1, and DLDO2; Ioutrs $=8 \mathrm{~mA}$; maximum sample rate, unless otherwise noted.

Table 6.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SPURIOUS FREE DYNAMIC RANGE $\begin{aligned} & f_{\text {DAC }}=180 \mathrm{MSPS}, \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{f}_{\text {OUT }}=50 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 87 \\ & 67 \end{aligned}$ |  | $\begin{array}{\|l} \mathrm{dBc} \\ \mathrm{dBc} \\ \hline \end{array}$ |
| ```TWO-TONE INTERMODULATION DISTORTION (IMD) fDAC = 180 MSPS, fout = 10 MHz fDAC = 180 MSPS, fout = 50 MHz``` |  | $\begin{aligned} & 88 \\ & 68 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
| $\begin{aligned} & \mathrm{NSD} \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \text { fout }=50 \mathrm{MHz} \end{aligned}$ |  | -163 |  | $\mathrm{dBm} / \mathrm{Hz}$ |
| PHASE NOISE @ 1 kHz FROM CARRIER $\mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}$, fout $=10 \mathrm{MHz}$ |  | -150 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| DYNAMIC PERFORMANCE <br> Output Settling Time, Full-Scale Output Step (to 0.1\%) ${ }^{1}$ <br> Trigger to Output Delay, $\mathrm{f}_{\mathrm{DAC}}=180$ MSPS $^{2}$ <br> Rise Time, Full-Scale Swing ${ }^{1}$ <br> Fall Time, Full-Scale Swing ${ }^{1}$ |  | $\begin{aligned} & 31.2 \\ & 96 \\ & 3.25 \\ & 3.26 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

${ }^{1}$ Based on $85 \Omega$ resistors from DAC output terminals to ground.
${ }^{2}$ Start delay $=0$ fDAC clock cycles.

## AC SPECIFICATIONS (1.8 V)

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}} ; \mathrm{AVDD}=1.8 \mathrm{~V} ; \mathrm{DVDD}=\mathrm{DLDO}=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V} ;$ Ioutrs $=4 \mathrm{~mA}$; maximum sample rate, unless otherwise noted.

Table 7.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SPURIOUS FREE DYNAMIC RANGE (SFDR) } \\ \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{f}_{\text {out }}=10 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \mathrm{fout}^{2}=50 \mathrm{MHz} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 84 \\ & 73 \end{aligned}$ |  | dBc <br> dBc |
| ```TWO-TONE INTERMODULATION DISTORTION (IMD) f fDAC = 180 MSPS, fout = 50 MHz``` |  | $\begin{aligned} & 91 \\ & 86 \end{aligned}$ |  | dBc <br> dBc |
| $\begin{aligned} & \text { NSD } \\ & \mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}, \text { fout }=50 \mathrm{MHz} \end{aligned}$ |  | -163 |  | $\mathrm{dBm} / \mathrm{Hz}$ |
| PHASE NOISE @ 1 kHz FROM CARRIER $\mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}$, fout $=10 \mathrm{MHz}$ |  | -150 |  | dBc/Hz |
| DYNAMIC PERFORMANCE <br> Output Settling Time (to 0.1\%) ${ }^{1}$ <br> Trigger to Output Delay, $\mathrm{f}_{\mathrm{DAC}}=180 \mathrm{MSPS}^{2}$ <br> Rise Time ${ }^{1}$ <br> Fall Time ${ }^{1}$ |  | $\begin{aligned} & 31.2 \\ & 96 \\ & 3.25 \\ & 3.26 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

[^0]AD9102

## POWER SUPPLY VOLTAGE INPUTS AND POWER DISSIPATION

Table 8.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SUPPLY VOLTAGES <br> AVDD1, AVDD2 <br> CLKVDD <br> CLDO | On-chip LDO not in use | $\begin{aligned} & 1.7 \\ & 1.7 \\ & 1.7 \end{aligned}$ |  | $\begin{aligned} & 3.6 \\ & 3.6 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \hline \text { DIGITAL SUPPLY VOLTAGES } \\ & \text { DVDD } \\ & \text { DLDO1, DLDO2 } \end{aligned}$ | On-chip LDO not in use | $\begin{aligned} & 1.7 \\ & 1.7 \end{aligned}$ |  | $\begin{aligned} & 3.6 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER CONSUMPTION ```fDAC = 180 MSPS, Pure CW Sine Wave lavdd IDvDD DDS Only RAM Only DDS and RAM Only Il_kvdD Power-Down Mode``` | AVDD $=3.3 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$, internal CLDO, DLDO1, AND DLDO2 12.5 MHz (DDS only) <br> CW sine wave output <br> $50 \%$ duty cycle FS pulse output <br> $50 \%$ duty cycle sine wave output <br> REF on, DACs sleep, CLK power down, external CLK and supplies on |  | $\begin{aligned} & 96.54 \\ & 7.67 \\ & \\ & 17.73 \\ & 11.31 \\ & 14.6 \\ & 3.85 \\ & 4.73 \end{aligned}$ |  | mW <br> mA <br> mA <br> mA <br> mA <br> mA <br> mW |
| POWER CONSUMPTION ```fDAC = 180 MSPS, Pure CW Sine Wave lavdd lovdD Iblooz DDS Only RAM Only DDS and RAM Only loloo1 Iclkvdo Icloo Power-Down Mode``` | $\begin{aligned} & \text { AVDD = } 1.8 \mathrm{~V}, \text { DVDD }=\mathrm{DLDO} 1=\mathrm{DLDO}=1.8 \mathrm{~V}, \\ & \text { CLKVDD }=\text { CLDO }=1.8 \mathrm{~V} \\ & 12.5 \mathrm{MHz} \text { (DDS only) } \end{aligned}$ <br> CW sine wave output <br> $50 \%$ duty cycle FS pulse output <br> $50 \%$ duty cycle sine wave output <br> REF on, DACs sleep, CLK power down, external CLK and supplies on |  | 51.33 7.54 0.15 16.03 10.07 13.26 1.129 0.0096 3.65 1.49 |  | mW <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mW |

## ABSOLUTE MAXIMUM RATINGS

Table 9.

| Parameter | Rating |
| :--- | :--- |
| AVDD1, AVDD2, DVDD to AGND, DGND, | -0.3 V to +3.9 V |
| CLKGND | -0.3 V to +3.9 V |
| CLKVDD to AGND, DGND, CLKGND | -0.3 V to 2.2 V |
| CLDO, DLDO1, DLDO2 to AGND, DGND, |  |
| CLKGND | -0.3 V to +0.3 V |
| AGND to DGND, CLKGND | -0.3 V to +0.3 V |
| DGND to AGND, CLKGND | -0.3 V to +0.3 V |
| CLKGND to AGND, DGND | -0.3 V to DVDD +0.3 V |
| CS, SDIO, SCLK, SDO/ SDI2/DOUT, | -0.3 V to CLKVDD + 0.3 V |
| RESET, TRIGGER to DGND | -1.0 V to AVDD + 0.3 V |
| CLKP, CLKN to CLKGND | -0.3 V to DVDD +0.3 V |
| REFIO to AGND | -0.3 V to AVDD + 0.3 V |
| IOUTP, IOUTN to AGND | $125^{\circ} \mathrm{C}$ |
| FSADJ, CAL_SENSE to AGND | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature |  |
| Storage Temperature Range |  |

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a standard circuit board for surface-mount packages. $\theta_{\mathrm{JC}}$ is measured from the solder side (bottom) of the package.

Table 10. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{\prime A}}$ | $\boldsymbol{\theta}_{\boldsymbol{\prime}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| 32-Lead LFCSP with Exposed <br> Paddle | 30.18 | 6.59 | 3.84 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 11. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | SCLK | SPI Clock Input. |
| 2 | SDIO | SPI Data Input/Output. Primary bidirectional data line for the SPI port. |
| 3 | DGND | Digital Ground. |
| 4 | DLDO2 | 1.8 V Internal Digital LDO1 Outputs. When the internal digital LDO1 is enabled, bypass this pin with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 5 | DVDD | 3.3 V External Digital Power Supply. DVDD defines the level of the digital interface of the AD9102 (SPI interface). |
| 6 | DLDO1 | 1.8 V Internal Digital LDO2 Outputs. When the internal digital LDO2 is enabled, bypass this pin with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 7 | SDO/SDI2/DOUT | Digital I/O Pin. <br> In 4-wire SPI mode (SDO), this pin outputs the data from the SPI. <br> In double-SPI mode (SDI2), this pin is a second data input line for the SPI port that writes to the SRAM. In data out mode (DOUT), this terminal is a programmable pulse output. |
| 8 | $\overline{\mathrm{CS}}$ | SPI Port Chip Select, Active Low. |
| 9 | $\overline{\text { RESET }}$ | Active Low Reset Pin. Resets registers to their default values. |
| 10 | NC | Not Connected. Do not connect to this pin. |
| 11 | NC | Not Connected. Do not connect to this pin. |
| 12 | AVDD2 | 1.8 V to 3.3 V Power Supply Input. |
| 13 | NC | Not Connected. Do not connect to this pin. |
| 14 | NC | Not Connected. Do not connect to this pin. |
| 15 | AGND | Analog Ground. |
| 16 | NC | Not Connected. Do not connect to this pin. |
| 17 | NC | Not Connected. Do not connect to this pin. |
| 18 | REFIO | DAC Voltage Reference Input/Output. |
| 19 | CLKGND | Clock Ground. |
| 20 | CLKN | Clock Input, Negative Side. |
| 21 | CLKP | Clock Input, Positive Side. |
| 22 | CLDO | Clock Power Supply Output (Internal Regulator in Use), Clock Power Supply Input (Internal Regulator Bypassed). |
| 23 | CLKVDD | Clock Power Supply Input. |
| 24 | CAL_SENSE | Sense Input for Automatic loutrs Calibration. |
| 25 | FSADJ | External Full-Scale Current Output Adjust for DAC or Full-Scale Current Output Adjust Reference for Automatic loutrs Calibration. |
| 26 | AGND | Analog Ground. |
| 27 | IOUTP | DAC Current Output, Positive Side. |
| 28 | IOUTN | DAC Current Output, Negative Side. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 29 | AVDD1 | 1.8 V to 3.3 V Power Supply Input for DAC. |
| 30 | NC | Not Connected. Do not connect to this pin. |
| 31 | NC | Not Connected. Do not connect to this pin. |
| 32 | TRIGGER | Pattern Trigger Input. <br> Exposed Pad. It is recommended that the exposed pad be thermally connected to a copper ground plane for <br> enhanced electrical and thermal performance. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{AVDD}=3.3 \mathrm{~V}, \mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{CLKVDD}=3.3 \mathrm{~V}$, internal CLDO, DLDO1, and DLDO2.


Figure 3. SFDR, 2nd and 3rd Harmonics at loutes $=8 \mathrm{~mA}$ vs. fout


Figure 4. SFDR, 2nd and 3rd Harmonics at loutrs $=4 \mathrm{~mA}$ vs. fout


Figure 5. SFDR, 2nd and 3rd Harmonics at loutfs $=2 \mathrm{~mA}$ vs. fout


Figure 6. SFDR at Three loutfs Values vs. fout


Figure 7. SFDR at Three Temperatures vs. fout


Figure 8. SFDR at Three $f_{D A C}$ Values vs. fout


Figure 9. Output Spectrum, $f_{\text {out }}=13.87 \mathrm{MHz}$


Figure 10. IMD vs. fout, Three foac Values


Figure 11. IMD vs. fout, Three loutrs Values


Figure 12. NSD vs. fout, Three loutfs Values


Figure 13. NSD vs. fout at Three Temperatures


Figure 14. DNL, Three loutfs Values


Figure 15. INL, Three Ioutfs Values


Figure 16. Phase Noise vs. Offset

## AD9102

$\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=\mathrm{DLDO} 1=\mathrm{DLDO} 2=1.8 \mathrm{~V}, \mathrm{CLKVDD}=\mathrm{CLDO}=1.8 \mathrm{~V}$


Figure 17. SFDR, 2nd and 3rd Harmonics at loutfs $=4 \mathrm{~mA}$ vs. fout


Figure 18. SFDR, 2nd and 3rd Harmonics at loutrs $=2 \mathrm{~mA}$ vs. fout


Figure 19. SFDR at Two Ioutes Values vs. fout


Figure 20. SFDR at Three Temperatures vs. fout


Figure 21. SFDR at Three $f_{D A C}$ Values vs. fout


Figure 22. Output Spectrum, fout $=13.87 \mathrm{MHz}$


Figure 23. IMD vs. fout, Three fout Values


Figure 24. IMD vs. fout, Two Ioutes Values


Figure 25. NSD vs. fout, Two loutrs Values


Figure 26. NSD vs. fout at Three Temperatures


Figure 27. DNL, Two Ioutfs Values


Figure 28. INL, Two loutrs Values

## TERMINOLOGY

## Linearity Error (Integral Nonlinearity or INL)

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

## Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

## Monotonicity

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

## Offset Error

Offset error is the deviation of the output current from the ideal of zero. For IOUTP, 0 mA output is expected when the inputs are all 0 s. For IOUTN, 0 mA output is expected when all inputs are set to 1 .

## Gain Error

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1 , minus the output when all inputs are set to 0 . The ideal gain is calculated using the measured $V_{\text {REF. }}$. Therefore, the gain error does not include effects of the reference.

Output Compliance Voltage
Output compliance voltage is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

## Temperature Drift

Temperature drift is specified as the maximum change from the ambient $\left(25^{\circ} \mathrm{C}\right)$ value to the value at either $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$. For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per ${ }^{\circ} \mathrm{C}$. For reference drift, the drift is reported in ppm per ${ }^{\circ} \mathrm{C}$.

## Power Supply Rejection

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

## Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

## Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolt-seconds ( $\mathrm{pV}-\mathrm{s}$ ).

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

## Noise Spectral Density (NSD)

Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.

THEORY OF OPERATION


Figure 29. AD9102 Block Diagram

Figure 29 is a block diagram of the AD9102. The AD9102 has a single 14-bit current output DAC.
An on-chip band gap reference is included. Optionally, an offchip voltage reference may be used. The full-scale DAC output current, also known as gain, is governed by the current, Iref. Inef is the current that flows through the $\mathrm{I}_{\text {ref }}$ resistor. The $\mathrm{I}_{\text {ref }}$ set resistor can be on or off chip at the user's discretion. When the on-chip R $_{\text {SET }}$ resistor is in use, DAC gain accuracy can be improved by employing the built in automatic gain calibration capability. Automatic calibration can be used with the on-chip reference or an external REFIO voltage. A procedure for automatic gain calibration follows.

The power supply rails for the AD9102 are AVDD for analog circuits, CLKVDD/CLKLDO for clock input receivers, and DVDD/DLDO1/DLDO2 for digital I/O and for the on-chip digital datapath. AVDD, DVDD, and CLKVDD can range from 1.8 V to 3.3 V nominal. DLDO1, DLDO2, and CLDO run at 1.8 V. If DVDD $=1.8 \mathrm{~V}$, connect DLDO1 and DLDO2 to DVDD, with the on-chip LDOs disabled. All three supplies are provided externally in this case. If CLKVDD $=1.8 \mathrm{~V}$, connect CLKVDD to CLDO with the on-chip LDOs enabled.

Digital signals input to the 14-bit DAC are generated by on-chip digital waveform generation resources. The 14-bit samples are input to the DAC at the CLKP/CLKN sample rate from the digital datapath. The datapath includes gain and offset corrections and a digital waveform source selection multiplexer. Waveform sources are SRAM, direct digital synthesizer (DDS), DDS output amplitude modulated by SRAM data, sawtooth generator, dc constant, and pseudorandom sequence generator. The waveforms output by the source selection multiplexer have programmable pattern characteristics. The waveforms can be set up to be continuous, continuous pulsed (fixed pattern period and start delay within each pattern period), or finite pulsed (a set number of pattern periods are output, then the pattern stops).
Pulsed waveforms (finite or continuous) have a programmed pattern period and start delay. The waveform is present in each pulse period following the programmed pattern period start and the start delay.
A SPI port enables loading of data into SRAM and programming of all the control registers inside the device.

## AD9102

## SPI PORT

The AD9102 provides a flexible, synchronous serial communications (SPI) port that allows easy interfacing to ASICs, FPGAs, and industry-standard microcontrollers. The interface allows read/write access to all registers that configure the AD9102 and to the on-chip SRAM. Its data rate can be up to the SCLK clock speed listed in Table 3 and Table 4.

The SPI interface operates as a standard synchronous serial communication port. $\overline{\mathrm{CS}}$ is a low true chip select. When $\overline{\mathrm{CS}}$ goes true, SPI address and data transfer begin. The first bit coming from the SPI master on SDIO is a read write indicator (high for read, low for write). The next 15 bits are the initial register address. The SPI port automatically increments the register address if $\overline{\mathrm{CS}}$ stays low beyond the first data-word allowing writes to or reads from a set of contiguous addresses.

Table 12. Command Word
MSB

| DB15 | DB14 | DB13 | DB12 | $\ldots$ | DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R/W | A14 | A13 | A12 | $\ldots$ | A2 | A1 | A0 |

When the first bit of this command byte is a logic low ( $\mathrm{R} / \overline{\mathrm{W}}$ bit $=0$ ), the SPI command is a write operation. In this case, SDIO remains an input (see Figure 30).


When the first bit of this command byte is a logic high $(R / \bar{W}$ bit = 1), the SPI command is a read operation. In this case, data is driven out of the SPI port as shown in Figure 31 and Figure 33. The SPI communication finishes after the $\overline{\mathrm{CS}}$ pin goes high.


Figure 31. Serial Register Interface Timing, MSB First Read, 3-Wire SPI

## Writing to On-Chip SRAM

The AD9102 includes an internal $4096 \times 12$ SRAM. The SRAM address space is $0 \times 6000$ to $0 \times 6$ FFF of the AD9102 SPI address map.

## Double SPI for Write for SRAM

The time to write data to the entire SRAM can be halved using the SPI access mode shown in Figure 32. The SDO/SDI2/ DOUT line becomes a second serial data input line, doubling the achievable update rate of the on-chip SRAM. SDO/SDI2/ DOUT is write only in this mode. The entire SRAM can be written in $(2+2 \times 4096) \times 8 /\left(2 \times \mathrm{f}_{\text {SLCK }}\right)$ seconds.


## Configuration Register Update Procedure

Most SPI accessible registers are double buffered. An active register set controls operation of the AD9102 during pattern generation. A set of shadow registers stores updated register values. Register updates can be written at any time. When configuration update is complete, the user writes a 1 to the UPDATE bit in the RAMUPDATE register. The UPDATE bit arms the register set for transfer from shadow registers to active registers. The AD9102 performs this transfer automatically the next time the pattern generator is off. This procedure does not apply to the $4 \mathrm{k} \times 14$ SRAM. For the SRAM update procedure, see the SRAM section.


Figure 33. Serial Register Interface Timing, MSB First Read, 4-Wire SPI

## DAC TRANSFER FUNCTION

The AD9102 DAC provides a differential current output, IOUTP/IOUTN.
The DAC output current equations are as follows:

$$
\begin{align*}
& \text { IOUTP }=I_{\text {OUTFS }} \times D A C \text { INPUT CODE } / 2^{14}  \tag{1}\\
& \text { IOUTN }=I_{\text {OUTFS }} \times\left(\left(2^{14}-1\right)-\text { DAC INPUT CODE }\right) / 2^{14}(2
\end{align*}
$$

where DAC INPUT CODE $=0$ to $2^{14}-1$. Full-scale current or DAC Gain Ioutrs is 32 times $\mathrm{I}_{\text {ref. }}$.

$$
\begin{equation*}
I_{\text {OUTES }}=32 \times I_{\text {REF }} \tag{3}
\end{equation*}
$$

where $I_{\text {REF }}=V_{\text {REFII }} /$ ReET $_{\text {SET }}$
$\mathrm{I}_{\text {ref }}$ is the current that flows through the $\mathrm{I}_{\text {ref }}$ resistor. The $\mathrm{I}_{\text {ref }}$ resistor may be on or off chip at the users' discretion. When an on-chip Rser resistor is in use, DAC gain accuracy can be improved by employing the built-in automatic gain calibration capability.

## ANALOG CURRENT OUTPUTS

Optimum linearity and noise performance of DAC outputs can be achieved when they are connected differentially to an amplifier or a transformer. In these configurations, common-mode signals at the DAC outputs are rejected.
The output compliance voltage specifications listed in Table 1 and Table 2 must be adhered to for the performance specifications in those tables to be met.

## SETTING Ioutrs, $^{\text {DAC GAIN }}$

As expressed in Equation 3, DAC gain (Ioutrs) is a function of the reference voltage at the REFIO terminal and $\mathrm{R}_{\text {SET }}$.

## Voltage Reference

The AD9102 contains an internal 1.0 V nominal band gap reference. The internal reference can be used, or replaced by a more accurate off-chip reference. An external reference can provide tighter reference voltage tolerances and/or lower temperature drift than the on-chip band gap.

By default, the on-chip reference is powered up and ready to be used. When using the on-chip reference, the REFIO terminal needs to be decoupled to AGND using a $0.1 \mu \mathrm{~F}$ capacitor as shown in Figure 34.


Figure 34. On-Chip Reference with External $R_{\text {SET }}$ Resistor

Table 13 summarizes reference connections and programming.
Table 13. Reference Operation

| Reference Mode | REFIO Pin |
| :--- | :--- |
| Internal | Connect $0.1 \mu \mathrm{~F}$ <br> capacitor <br> Connect off-chip reference |

When using an external reference, it is recommended to apply the external reference to the REFIO pin.

## Programming Internal $\boldsymbol{V}_{\text {REFIO }}$

The internal REFIO voltage level is programmable.
When the internal voltage reference is in use, the BGDR field in the lower six bits in Register 0x03 adjusts the Vrefio level. This adds or subtracts up to $20 \%$ from the nominal band gap voltage on REFIO. The voltage across the FSADJ resistor tracks this change. As a result, $\mathrm{I}_{\text {Ref }}$ varies by the same amount. Figure 35 shows $\mathrm{V}_{\text {Refio }}$ vs. BGDR code for an on-chip reference with a default voltage $(B G D R=0 x 00)$ of 1.04 V .


Figure 35. Typical $V_{\text {Refio }}$ Voltage vs. BGDR

## $\boldsymbol{R}_{\text {SET }}$ Resistors

$\mathrm{R}_{\text {SET }}$ in the where statement for Equation 3 can be an internal resistor or a board level resistor of the user's choosing connected to the FSADJ terminal.
To make use of the on-chip Rest $_{\text {resistor, set Bit } 15 \text { of the FSADJ }}$ register to Logic 1. Bits[4:0] of the FSADJ register are used to program values for the on-chip Rset $_{\text {manually. }}$

## AUTOMATIC Ioutrs CALIBRATION

Many applications require tight DAC gain control. The AD9102 provides an automatic Ioutrs calibration procedure used with an on-chip $\mathrm{R}_{\text {SEt }}$ resistor only. The voltage reference, $\mathrm{V}_{\text {Refio, }}$, can be the on-chip reference or an off-chip reference. The automatic calibration procedure does a fine adjustment of the internal $\mathrm{R}_{\text {SET }}$ value and the current, $\mathrm{I}_{\text {Ref }}$.

When using automatic calibration, the following board level connections are required:

1. Connect the FSADJ pin and the CAL_SENSE pin together.
2. Install a resistor between the CAL_SENSE pin and AGND. To calculate the value of this resistor, use the following equation:
$R_{\text {CAL_SENSE }}=32 \times \mathrm{V}_{\text {REFIO }} /$ Ioutrs
where Ioutrs is the target full-scale current.
Automatic calibration uses an internal clock. This calibration clock is equal to the DAC clock divided by the division factor chosen by the CAL_CLK_DIV bits of Register 0x0D. Each calibration cycle is between 4 and 512 DAC clock cycles, depending on the value of CAL_CLK_DIV[2:0]. The frequency of the calibration clock should be less than 500 kHz .

To perform an automatic calibration, the following steps must be followed:

1. Set the calibration ranges in Register 0x008[7:0] and Register 0x0D[5:4] to their minimum values to allow best calibration.
2. Enable the calibration clock bit, CAL_CLK_EN, in Register 0x0D.
3. Set the divider ratio for the calibration clock by setting the CAL_CLK_DIV[2:0] bits in Register 0x0D. The default is 512 .
4. Set the CAL_MODE_EN bit in Register 0x0D to Logic 1.
5. Set the START_CAL bit in Register 0x0E to Logic 1. This begins the calibration of the comparator, $\mathrm{R}_{\mathrm{SET}}$, and gain.
6. The CAL_MODE flag in Register 0x0D goes to Logic 1 while the part is calibrating. The CAL_FIN flag in Register 0x0E goes to Logic 1 when the calibration is complete.
7. Set the START_CAL bit in Register 0x0E to Logic 0.
8. After calibration, verify that the overflow and underflow flags in Register 0x0D are not set (Bits[14:8]). If they are set, change the corresponding calibration range to the next larger range and start from Step 5 again.
9. If no flag is set, read the DAC_RSET_CAL and DAC_GAIN_CAL values in the DACRSET and DACAGAIN registers respectively and write them into their corresponding DAC_RSET and DAC_GAIN register fields.
10. Reset the CAL_MODE_EN bit and the calibration clock bit, CAL_CLK_EN, in Register 0x0D to Logic 0 to disable the calibration clock.
11. Set the CAL_MODE_EN bit in Register 0x0D to Logic 0 . This points the $\mathrm{R}_{\text {SET }}$ and gain control muxes toward the regular registers.
12. Disable the calibration clock bit CAL_CLK_EN in Register 0x0D.

To reset the calibration, pulse the CAL_RESET bit in Register 0x0D to Logic 1 and Logic 0 , pulse the $\overline{\text { RESET }}$ pin, or pulse the RESET bit in the SPICONFIG register.

## CLOCK INPUT

For optimum DAC performance, the AD9102 clock input signal pair (CLKP/CLKN) should be a very low jitter, fast rise time differential signal. The clock receiver generates its own commonmode voltage, requiring these two inputs to be ac-coupled.

Figure 36 shows the recommended interface to a number of Analog Devices LVDS clock drivers that work well with the AD9102. A $100 \Omega$ termination resistor and two $0.1 \mu \mathrm{~F}$ coupling capacitors are used. Figure 38 is an interface to an Analog Devices differential PECL driver. Figure 39 shows a single-ended to differential converter using a balun driving CLKP/CLKN.


Figure 36. Differential LVDS Clock Input
In applications where the analog output signals are at low frequencies, the AD9102 clock input can be driven with a single-ended CMOS signal. Figure 37 shows such an interface. CLKP is driven directly from a CMOS gate, and the CLKN pin is bypassed to ground with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $39 \mathrm{k} \Omega$ resistor. The optional resistor is a series termination.


Figure 37. Single-Ended 1.8 V CMOS Sample Clock


Figure 38. Differential PECL Sample Clock


Figure 39. Transformer Coupled Clock

## DAC OUTPUT CLOCK EDGE

The DAC can be configured to output samples on the rising or falling edge of the CLKP/CLKN clock input by configuring the DAC_INV_CLK bit in the CLOCKCONFIG register (Register 0x02).
This functionality sets the DAC output timing resolution at $1 /\left(2 \times \mathrm{f}_{\text {CLKP/CLKN }}\right)$.

## GENERATING SIGNAL PATTERNS

The AD9102 can generate three types of signal patterns under control of its programmable pattern generator.

- Continuous waveforms
- Periodic pulse train waveforms that repeat indefinitely
- Periodic pulse train waveforms that repeat a finite number of times


## RUN Bit

Setting the RUN bit in the PAT_STATUS register (Register 0x1E) to 1 arms the AD9102 for pattern generation. Clearing this bit shuts down the pattern generator as shown in Figure 43.

## $\overline{\text { TRIGGER Pin }}$

A falling edge on the $\overline{\text { TRIGGER }}$ pin starts the generation of a pattern. If the RUN bit is set to 1 , the falling edge of the $\overline{\text { TRIGGER }}$ pin starts the pattern generation. As shown in Figure 41, the pattern generator state goes to pattern on a number of CLKP/CLKN clock cycles following the falling edge of the TRIGGER $p$ in. This delay is programmed in the PATTERN_DELAY bit field.
The rising edge on the $\overline{\text { TRIGGER }}$ pin is a request for termination of pattern generation; see Figure 42.

## PATTERN Bit (Read Only)

When the read only PATTERN bit in the PAT_STATUS register is set to 1 , it indicates that the pattern generator is in the pattern on state. A 0 indicates that the pattern generator is in the pattern off state.

## Pattern Types

- Continuous waveforms are output by the DAC for the duration of the pattern on state of the pattern generator. Continuous waveforms ignore pattern periods.
- Periodic pulse trains that repeat indefinitely are waveforms that are output once during each pattern period. Pattern periods occur one after the other as long as the pattern generator is in the pattern on state.
- Periodic pulse trains that repeat a finite number of times are the same as those that repeat indefinitely, except that the waveforms are output during a finite number of consecutive pattern periods.


Figure 40. Periodic Pulse Trains Output on All DACs

## PATTERN GENERATOR PROGRAMMING

Figure 40 shows periodic pulse train waveforms as seen at the output to each of the DACs. The waveform is generated in each pattern period. The start delay (START_DLY) is the delay between the start of each pattern period and the start of the waveform. The DAC waveform is a digital signal stored in SRAM and multiplied by the DAC digital gain factor. The SRAM data is read using the DAC address counter.

## Setting Pattern Period

Two register bit fields are used to set the pattern period. The PAT_PERIOD_BASE field in the PAT_TIMEBASE register sets the number of CLKP/CLKN clocks per PATTERN_PERIOD LSB. The PATTERN_PERIOD is programmed in the PAT_PERIOD register. The longest pattern period available is $65,535 \times 16 /$ fCLKP/N.

## Setting Waveform Start Delay Base

The waveform start delay base is programmed in the START_DELAY_BASE bits of the PAT_TIMEBASE register (Register 0x28[3:0]). The START_DELAY register (Register 0x5C) is described in the DAC Input Datapaths section. The start delay base determines how many CLKP/CLKN clock cycles there are per START_DELAY LSB.


Figure 41. $\overline{\overline{T R I G G E R}}$ Pin Initiated Pattern Start with Pattern Delay


Figure 43. RUN Bit Driven Pattern Stop

## DAC INPUT DATAPATHS

Timing in the DAC datapaths is governed by the pattern generator. The datapath includes a waveform selector, a waveform repeat controller, RAM output and DDS output multiplier (RAM output can amplitude modulate DDS output), DDS cycle counter, DAC digital gain multiplier, and a DAC digital offset summer.

## DAC Digital Gain Multiplier

On its way into the DAC, the samples are multiplied by a 12 -bit gain factor that has a range of $\pm 2.0$. These gain values are programmed in the DAC_DGAIN register (Register 0x35).

## DAC Digital Offset Summer

DAC input samples are summed with a 12 -bit dc offset value. The dc offset values are programmed in the DACDOF register (Register 0x25).

## DAC Waveform Selectors

Waveform selector inputs are:

- Sawtooth generator output
- Pseudorandom sequence generator output
- DC constant generator output
- Pulsed, phase shifted DDS sine wave output
- RAM output
- Pulsed, phase shifted DDS sine wave output amplitude, modulated by RAM output

Waveform selection for the DAC is made by programming the WAV_CONFIG register (Register 0x27).

## Pattern Period Repeat Controller

The PATTERN_RPT bit in the PAT_TYPE register (Register $0 \times 1 \mathrm{~F}[0]$ ) controls whether the pattern output auto repeats (periodic pulse train repeats indefinitely) or repeats a number of consecutive times defined by the DAC_REPEAT_CYCLE bits in Register 0x2B. The latter are periodic pulse trains that repeat a finite number of times.

## Number of DDS Cycles

The DAC input datapath establishes the pulse width of the sine wave output from the DDS in a number of sine wave cycles. The cycle counts are programmed in the DDS_CYC register.

## DDS Phase Shift

The DAC input datapath shifts the phase of the output of the single common DDS. The phase shift is programmed using the DDS_PHASE field.

## DOUT FUNCTION

In applications where the AD9102 DAC drives a high voltage amplifier, such as in ultrasound transducer array element driver signal chains, it can be useful to turn on and off each amplifier at precise times relative to the waveform generated by the AD9102 DAC. The SDO/SDI2/DOUT terminal can be configured to provide this function.
The SPI interface needs to be configured in 3-wire mode (Figure 30 and Figure 31). This is accomplished by setting the SPI3WIRE or SPI3WIREM bits in the SPICONFIG register (Register 0x00). When the SPI_DRV or SPI_DRVM bits of the SPICONFIG register are set to Logic 1, the SDO/SDI2/DOUT terminal provides the DOUT function.

## Manually Controlled DOUT

If the DOUT_MODE bit $=0$ in the DOUT_CONFIG register (Register 0x2D), DOUT can be turned on or off using the DOUT_VAL bit of that same register.

## Pattern Generator Controlled DOUT

Figure 44 depicts the rising edge of a pattern generator controlled DOUT pulse. Figure 45 shows the falling edge. A pattern generator controlled DOUT is set up by setting the DOUT_MODE bit $=1$. Next, the start delay is programmed in the DOUT_START register (Register 0x2C) and the stop delay is programmed into the DOUT_STOP bit of the DOUT_CONFIG register.

DOUT goes high when DOUT_START[15:0] CLKP/CLKN cycles after the falling edge of the signal input to the TRIGGER pin. DOUT stays high as long as a pattern is being generated. DOUT goes low when DOUT_STOP[3:0] CLKP/CLKN cycles after the clock edge that causes pattern generation to stop.


Figure 45. DOUT Stop Sequence

## DIRECT DIGITAL SYNTHESIZER (DDS)

The DDS generates sinusoid at a frequency determined by its tuning word input. The tuning word is 24 bits wide. The resolution of DDS tuning is $\mathrm{f}_{\mathrm{CLKPP} / \mathrm{N}} / 2^{24}$. The DDS output frequency is DDS_TW $\times \mathrm{f}_{\text {CLKPPIN }} / 2^{24}$.

The DDS tuning word is programmed using one of two methods. For a fixed frequency, the DDSTW_MSB and DDSTW_LSB bit fields are programmed with a constant. When the frequency of the DDS needs to change within each pattern period, a sequence of values stored in SRAM is combined with a selection of DDSTW_MSB bits to form the tuning word.

## SRAM

The AD9102 $4 \mathrm{k} \times 14$ SRAM can contain signal samples, amplitude modulation patterns, lists of DDS tuning words, or lists of DDS output phase offset words. Any SRAM data address can be written to and read from the SPI port as long as the SRAM is not actively engaged in pattern generation (RUN bit $=0$ ). To write to any SRAM address, set up the PAT_STATUS register (Register 0x1E) as follows:

- BUF_READ $=0$
- MEM_ACCESS = 1
- $\mathrm{RUN}=0$

To read data from any SRAM address, set up the PAT_STATUS as follows:

- BUF_READ = 1
- MEM_ACCESS = 1
- RUN = 0

The AD9102 allows SPI read/write access to the SRAM while the SRAM is actively engaged in pattern generation ( $\mathrm{RUN}=1$ ) with some restrictions.
The SPI port address space for SRAM is Location 0x6000 through Location 0x6FFF.

SRAM can be accessed using any of the SPI operating modes shown in Figure 30 through Figure 32. Using the SPI modes of operation shown in Figure 31 and Figure 33, the entire SRAM can be written in $(2+2 \times 4096) \times 8 /$ fsLCK seconds.
When the PAT_STATUS register RUN bit $=1$ (pattern generation enabled) data is read using the SRAM address counter. The address counter has a START_ADDR (start address) and STOP_ADDR (stop address). During each pattern period, data is read from SRAM after the START_DELAY period and while each address counter is incrementing.
While the PAT_STATUS register RUN bit $=1$ (pattern generation enabled), data can be written to or read from SRAM via the SPI port outside the address range defined by START_ADDR and STOP_ADDR.

## Incrementing Pattern Generation Mode SRAM Address Counters

The SRAM address counter can be programmed to be incremented by CLKP/CLKN (default) or by the rising edge of the DDS MSB. The DDS_MSB_EN bit in the DDS_CONFIG register makes this selection. For example, DDS MSB can be used to clock the address counter when generating a chirp waveform from the DDS using a list of tuning words in SRAM. Each frequency setting dwells for one DDS output sine wave cycle.

## SAWTOOTH GENERATOR

When sawtooth is selected in the PRESTORE_SEL bits in the WAV_CONFIG register, the sawtooth generator is connected to the DAC digital datapath.
Sawtooth types, shown in Figure 46, are selected using the SAW_TYPE bits in the SAW_CONFIG register. The number of samples per sawtooth waveform step is programmed in the SAW_STEP bits.


## PSEUDO RANDOM SIGNAL GENERATOR

The pseudorandom noise generator generates a noise signal on each DAC output when a pseudorandom sequence is selected in the PRESTORE_SEL fields in the WAV_CONFIG register. Pseudorandom noise signals are generated as continuous waveforms only.

## DC CONSTANT

A programmable dc current between 0.0 and Ioutrs can be generated on the DAC when a constant value is selected in the PRESTORE_SEL bits of the WAV_CONFIG register. DC constant current is generated as a continuous waveform only.

The dc current level is programmed by writing to the DAC_CONST field in the appropriate DAC_CST register.

## POWER SUPPLY NOTES

The AD9102 supply rails are specified in Table 9. The AD9102 includes three on-chip linear regulators. The supply rails driven by these regulators are run at 1.8 V . Some usage rules for these regulators include:

- When CLKVDD is 2.5 V or higher, the 1.8 V on-chip CLDO regulator may be used. If CLKVDD $=1.8 \mathrm{~V}$, the CLDO regulator must be disabled by setting the PDN_LDO_CLK bit in the POWERCONFIG register. CLKVDD and CLDO are connected together.
- When DVDD is 2.5 V or higher, the 1.8 V on-chip DLDO1 and DLDO2 regulators may be used. If DVVD is 1.8 V , the DLDO1 and DLDO2 regulators must be disabled by setting the PDN_LDO_DIG1 and PDN_LDO_DIG2 bits in the POWERCONFIG register. DVDD, DLDO1, and DLDO2 are connected together.


## POWER DOWN CAPABILITIES

The POWERCONFIG register lets the user place the AD9102 in a reduced power dissipation configuration while the CLKP/CLKN input is running and the power supplies are on. The DAC can be put to sleep by setting the DAC_SLEEP bit in the POWERCONFIG register. Clocking of the waveform generator and the DACs can be turned on and off by setting the CLK_PDN bit in the CLOCKCONFIG register. Taking these actions places the AD9102 in the power down mode, specified in Table 8.

## APPLICATIONS INFORMATION

## SIGNAL GENERATION EXAMPLES

Figure 47 shows a waveform stored in the $4 \mathrm{k} \times 14$ SRAM in an address segment defined by the START_ADDR and STOP_ADDR being output by the DAC. The waveform is repeated once during each pattern period. In each pattern period, a start delay is executed, then the pattern is read from SRAM.


Figure 47. Pattern in SRAM
Figure 48 shows a pulsed sine wave generated by the DAC. The DDS generates a sine wave at a programmed frequency. The DAC input datapath is programmed with a start delay and a number of sine wave cycles to output.


Figure 49 shows a sawtooth wave shape generated by the DAC in successive pattern periods with a start delay.


Figure 49. Pulsed Sawtooth Waveform in Pattern Periods
Figure 50 shows the DAC outputting a sine wave modulated by an amplitude envelope. The sine wave is generated by the DDS, and the amplitude envelope is stored in SRAM. A start delay and a digital gain factor are applied in the DAC input datapath.


Figure 50. DDS Output Amplitude Modulated by SRAM Envelope
Figure 51 and Figure 52 show the DAC generating continuous waveforms, one with start delays, one without.


Figure 51. Waveform with Start Delays


Figure 52. Waveform Without Start Delays
Figure 53 shows an FSK modulated signal generated using a list of DDS tuning word bit fields stored in SRAM. The SRAM address counter is incremented by the rising edge of the DDS output MSB.


Figure 53. FSK Modulated Signal

## AD9102

## REGISTER MAP

Table 14. Register Summary


| Reg | Name | Bits | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | RW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x3F | DDS_TW1 | [15:8] | DDSTW_LSB |  |  |  |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | RESERVED |  |  |  |  |  |  |  |  |  |
| 0x43 | DDS_PW | [15:8] | DDS_PHASE[15:8] |  |  |  |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | DDS_PHASE[7:0] |  |  |  |  |  |  |  |  |  |
| 0x44 | TRIG_TW_SEL | [15:8] | RESERVED[15:8] |  |  |  |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | RESERVED[7:2] |  |  |  |  |  | $\begin{aligned} & \text { TRIG_DELAY_ } \\ & \text { EN } \end{aligned}$ | RESERVED |  |  |
| 0x45 | DDS_CONFIG | [15:8] | RESERVED |  |  |  |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | RESERVED |  |  |  | DDS_COS_EN | $\begin{aligned} & \text { DDS_MSB_ } \\ & \text { EN } \end{aligned}$ | $\begin{aligned} & \text { PHASE_MEM_ } \\ & \text { EN } \end{aligned}$ | TW_MEM_EN |  |  |
| 0x47 | TW_RAM_ CONFIG | [15:8] | RESERVED |  |  | RESERVED |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | RESERVED |  |  | TW_MEM_SHIFT |  |  |  |  |  |  |
| 0x5C | START_DELAY | [15:8] | START_DELAY[15:8] |  |  |  |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | START_DELAY[7:0] |  |  |  |  |  |  |  |  |  |
| 0x5D | START_ADDR | [15:8] | START_ADDR[15:8] |  |  |  |  |  |  |  | 0x0000 | RW |
|  |  | [7:0] | START_ADDR[7:5] |  |  |  | RESERVED |  |  |  |  |  |
| 0x5E | STOP_ADDR | [15:8] | STOP_ADDR[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | RW |
|  |  | [7:0] | STOP_ADDR[7:5] |  |  |  | RESERVED |  |  |  |  |  |
| 0x5F | DDS_CYC | [15:8] | DDS_CYC[15:8] |  |  |  |  |  |  |  | 0x0001 | RW |
|  |  | [7:0] | DDS_CYC[7:0] |  |  |  |  |  |  |  |  |  |
| 0x60 | CFG_ERROR | [15:8] |  | ERROR_CLEAR | RESERVED |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] |  | RESERVED | DOUT_START_ LG_ERR | $\begin{aligned} & \hline \text { PAT_DLY_- } \\ & \text { SHORT_ERR } \end{aligned}$ | $\begin{aligned} & \text { DOUT_START_ } \\ & \text { SHORT_ERR } \end{aligned}$ | $\begin{aligned} & \text { PERIOD_} \\ & \text { SHORT_ERR } \end{aligned}$ | $\begin{aligned} & \text { ODD_ADDR_ } \\ & \text { ERR } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { MEM_READ_ } \\ & \text { ERR } \\ & \hline \end{aligned}$ |  |  |
| $\begin{aligned} & \hline 0 \times 6000 \\ & \text { to } \\ & 0 \times 6 \text { FFF } \end{aligned}$ | SRAM_DATA | [15:8] | RESERVED |  |  |  | SRAM_DATA[11:8] |  |  |  | N/A | RW |
|  |  | [7:0] | SRAM_DATA[7:0] |  |  |  |  |  |  |  |  |  |

## AD9102

## REGISTER DESCRIPTIONS

## SPI Control Register (SPICONFIG, Address 0x00)

Table 15. Bit Descriptions for SPICONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | LSBFIRST | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | LSB first selection. MSB first per SPI standard (default). LSB first per SPI standard. | 0x0 | RW |
| 14 | SPI3WIRE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects if SPI is using 3-wire or 4-wire interface. <br> 4-wire SPI. <br> 3-wire SPI. | 0x0 | RW |
| 13 | RESET | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Executes software reset of SPI and controllers, reloads default register values, except Register 0x00. <br> Normal status. <br> Reset whole register map, except 0x0000. | 0x0 | RW |
| 12 | DOUBLESPI | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Double SPI data line. <br> The SPI port has only 1 data line and can be used as a 3-wire or 4-wire interface. The SPI port has two data lines both bi-directional defining a pseudo dual 3wire interface where $\overline{C S}$ and SCLK are shared between the two ports. This mode is available only for RAM data read or write. | 0x0 | RW |
| 11 | SPI_DRV | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Double drive ability for SPI output. Single SPI output drive ability. <br> Two time drive ability on SPI output. | 0x0 | RW |
| 10 | DOUT_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable DOUT signal on SDO/SDI2/DOUT pin. SDO/SDI2 function input/output. <br> DOUT function output. | 0x0 | RW |
| [9:6] | RESERVED |  |  |  | RW |
| 5 | DOUT_ENM ${ }^{1}$ |  | Enable DOUT signal on SDO/SDI2/DOUT pin. |  | RW |
| 4 | SPI_DRVM ${ }^{1}$ DOUBLESPIM ${ }^{1}$ |  | Double drive ability for SPI output. Doube SPI data line. | $\begin{aligned} & 0 \times 0 \\ & 0 \times 0 \end{aligned}$ | $\begin{aligned} & \text { RW } \\ & \text { RW } \end{aligned}$ |
| 2 | RESETM ${ }^{1}$ |  | Executes software reset of SPI and controllers, reloads default register values, except Register 0x00. | 0x0 | RW |
| 1 | SPI3WIREM ${ }^{1}$ |  | Selects whether SPI uses a 3-wire or 4-wire interface. | 0x0 | RW |
| 0 | LSBFIRSTM ${ }^{1}$ |  | LSB first selection. | 0x0 | RW |

${ }^{1}$ SPICONFIG[10:15] must always be set to the mirror of SPICONFIG[5:0] to allow easy recovery of the SPI operation when LSBFIRST bit is set incorrectly. (Bit $15=$ Bit 0, Bit $14=$ Bit 1 , Bit $13=$ Bit 2, Bit $12=$ Bit 3, Bit $11=$ Bit 4 , and Bit $10=$ Bit 5.)

## Power Status Register (POWERCONFIG, Address 0x01)

Table 16. Bit Descriptions for POWERCONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 12]$ | RESERVED |  |  | $0 \times 0$ | RW |
| 11 | CLK_LDO_STAT |  | Read-only flag indicating CLKVDD LDO is on. | $0 \times 0$ | R |
| 10 | DIG1_LDO_STAT |  | Read-only flag indicating DVDD1 LDO is on. | $0 \times 0$ | R |
| 9 | DIG2_LDO_STAT |  | Read-only flag indicating DVDD2 LDO is on. | $0 \times 0$ | R |
| 8 | PDN_LDO_CLK |  | Disable the CLKVDD LDO. An external supply is required. | $0 \times 0$ | RW |
| 7 | PDN_LDO_DIG1 |  | Disable the DVDD1 LDO. An external supply is required. | $0 \times 0$ | RW |
| 6 | PDN_LDO_DIG2 |  | Disable the DVDD2 LDO. An external supply is required. | $0 \times 0$ | RW |
| 5 | REF_PDN |  | Power down on-chip REFIO. | $0 \times 0$ | RW |
| 4 | REF_EXT |  | Always set to 0. | $0 \times 0$ | RW |
| 3 | DAC_SLEEP |  | Disable DAC output current. | $0 \times 0$ | RW |
| 2 | RESERVED |  | Disable DAC2 output current. | $0 \times 0$ | RW |
| 1 | RESERVED |  | Disable DAC3 output current. | $0 \times 0$ | RW |
| 0 | RESERVED |  | Disable DAC4 output current. | $0 \times 0$ | RW |

## Clock Control Register (CLOCKCONFIG, Address 0x02)

Table 17. Bit Descriptions for CLOCKCONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:12] | RESERVED |  |  | 0x0 | RW |
| 11 | DIS_CLK |  | Disable the analog clock to the DAC output of the clock distribution block. | 0x0 | RW |
| 10 | RESERVED |  |  | 0x0 | RW |
| 9 | RESERVED |  | Disable the analog clock to the DAC3 output of the clock distribution block. | 0x0 | RW |
| 8 | RESERVED |  | Disable the analog clock to the DAC4 output of the clock distribution block. | 0x0 | RW |
| 7 | DIS_DCLK |  | Disable the clock to core digital block. | 0x0 | RW |
| 6 | CLK_SLEEP |  | Enables a very low power clock mode. | 0x0 | RW |
| 5 | CLK_PDN |  | Disables and powers down the main clock receiver. No clocks are active in the part. | 0x0 | RW |
| 4 | EPS |  | Enable Power Save. This enables a low power option for clock receiver but maintains low jitter performance on the DAC clock rising edge. The DAC clock falling edge is substantially degraded. | 0x0 | RW |
| 3 | DAC_INV_CLK |  | Cannot use EPS while using this bit. Inverts the clock inside DAC Core 1 allowing a $180^{\circ}$ phase shift in DAC update timing. | 0x0 | RW |
| [2:0] | RESERVED |  |  | 0x0 | RW |

## Reference Resistor Register (REFADJ, Address 0x03)

Table 18. Bit Descriptions for REFADJ

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 6]$ | RESERVED |  |  | $0 \times 000$ | RW |
| $[5: 0]$ | BGDR |  | Adjusts the on-chip REFIO voltage level (see Figure 35). | $0 \times 00$ | RW |

## DAC Analog Gain Register (DACAGAIN, Address 0x07)

Table 19. Bit Descriptions for DACAGAIN

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | $0 \times 0$ | RW |
| $[14: 8]$ | DAC_GAIN_CAL |  | DAC analog gain calibration output; read only | $0 \times 00$ | R |
| 7 | RESERVED |  |  | $0 \times 0$ | RW |
| $[6: 0]$ | DAC_GAIN |  | DAC analog gain control while not in calibration mode, twos complement | $0 \times 00$ | RW |

DAC Analog Gain Range Register (DACRANGE, Address 0x08)
Table 20. Bit Descriptions for DACRANGE

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 2]$ | RESERVED |  |  | $0 \times 00$ | RW |
| $[1: 0]$ | DAC_GAIN_RNG |  | DAC gain range control. | $0 \times 0$ | RW |

## AD9102

## FSADJ Register (DACRSET, Address 0x0C)

Table 21. Bit Descriptions for DACRSET

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | DAC_RSET_EN |  | To write, enable the internal Rset resistor for the DAC. To read, enable RsEt <br> for DAC 1 during calibration mode. | $0 \times 0$ | RW |
| $[14: 13]$ | RESERVED |  |  | RW |  |
| $[12: 8]$ | DAC_RSET_CAL |  | Digital control for the value of the RsET resistor for the DAC after <br> calibration; read only. | $0 \times 00$ | R |
| $[7: 5]$ | RESERVED |  |  | RW | R |
| $[4: 0]$ | DAC_RSET |  | Digital control to set the value of the RsET resistor in the DAC . | $0 \times 0 A$ | RW |

## Calibration Register (CALCONFIG, Address OxOD)

Table 22. Bit Descriptions for CALCONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | $0 \times 0$ | RW |
| 14 | COMP_OFFSET_OF |  | Compensation offset calibration value overflow. | $0 \times 0$ | R |
| 13 | COMP_OFFSET_UF |  | Compensation offset calibration value underflow. | $0 \times 0$ | R |
| 12 | RSET_CAL_OF |  | RSET Calibration value overflow. | $0 \times 0$ | R |
| 11 | RSET_CAL_UF |  | RsET calibration value underflow. | $0 \times 0$ | R |
| 10 | GAIN_CAL_OF |  | Gain calibration value overflow. | $0 \times 0$ | R |
| 9 | GAIN_CAL_UF |  | Gain calibration value underflow. | $0 \times 0$ | R |
| 8 | CAL_RESET |  | Pulse this bit high and low to reset the calibration results. | $0 \times 0$ | RW |
| 7 | CAL_MODE |  | Read-only flag indicating calibration is being used. | $0 \times 0$ | R |
| 6 | CAL_MODE_EN |  | Enables the gain calibration circuitry. | $0 \times 0$ | RW |
| $[5: 4]$ | COMP_CAL_RNG |  | Offset calibration range. | $0 \times 0$ | RW |
| 3 | CAL_CLK_EN |  | Enables the calibration clock to the calibration circuitry. | $0 \times 0$ | RW |
| $[2: 0]$ | CAL_CLK_DIV |  | Sets divider from the DAC clock to the calibration clock. | $0 \times 0$ | RW |

## Comp Offset Register (COMPOFFSET, Address 0xOE)

Table 23. Bit Descriptions for COMPOFFSET

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | RESERVED |  |  | $0 \times 0$ | RW |
| $[14: 8]$ | COMP_OFFSET_CA <br> L |  | The result of the offset calibration for the comparator. | $0 \times 00$ | R |
| $[7: 2]$ | RESERVED |  |  | $0 \times 00$ | RW |
| 1 | CAL_FIN |  | Read-only flag indicating calibration is completed. | $0 \times 0$ | R |
| 0 | START_CAL |  | Start a calibration cycle. | $0 \times 0$ | RW |

## Update Pattern Register (RAMUPDATE, Address 0x1D)

Table 24. Bit Descriptions for RAMUPDATE

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 1]$ | RESERVED |  |  | $0 \times 0000$ | RW |
| 0 | UPDATE |  | Update all SPI settings with a new configuration (self-clearing). | $0 \times 0$ | RW |

Command/Status Register (PAT_STATUS, Address 0x1E)
Table 25. Bit Descriptions for PAT_STATUS

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 3]$ | RESERVED |  |  | $0 \times 000$ | RW |
| 3 | BUF_READ |  | Read back from updated buffer. | $0 \times 0$ | RW |
| 2 | MEM_ACCESS |  | Memory SPI access enable. | $0 \times 0$ | RW |
| 1 | PATTERN |  | Status of pattern being played, read only. | $0 \times 0$ | R |
| 0 | RUN |  | Allows the pattern generation, and stop pattern after trigger. | $0 \times 0$ | RW |

## Command/Status Register (PAT_TYPE, Address 0x1F)

Table 26. Bit Descriptions for PAT_TYPE

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 1]$ | RESERVED |  |  | Setting this bit allows the pattern to repeat a number of times defined in <br> Register 0x002B. | $0 \times 0$ |
| 0 | PATTERN_RPT |  | 0 | Pattern continuously runs. | RW |
|  |  | 1 | Pattern repeats the number of times defined in Register 0x002B. |  |  |
|  |  |  |  |  |  |

## Trigger Start to Real Pattern Delay Register (PATTERN_DLY, Address 0x20)

Table 27. Bit Descriptions for PATTERN_DLY

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | PATTERN_DELAY |  | Time between when the $\overline{\text { TRIGGER }}$ pin is low and the pattern starts in number <br> of DAC clock cycles +1. | $0 \times 000 \mathrm{E}$ | RW |

DAC Digital Offset Register (DACDOF, Address 0x25)
Table 28. Bit Descriptions for DACDOF

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC_DIG_OFFSET |  | DAC digital offset. | $0 \times 0000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## Wave Select Register (WAV_CONFIG, Address 0x27)

Table 29. Bit Descriptions for WAV_CONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:10] | RESERVED |  |  | 0x0 | RW |
| [9:8] | RESERVED |  |  | 0x1 | RW |
| [17:6] | RESERVED |  |  | 0x0 | RW |
| [5:4] | PRESTORE_SEL | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Constant value held into DAC constant value MSB/LSB register. <br> Sawtooth at the frequency defined in the DAC sawtooth configuration register. <br> Pseudorandom sequence. <br> DDS output. | 0x0 | RW |
| 3 | RESERVED |  |  | 0x0 | RW |
| 2 | CH_ADD | 0 | Normal operation for the DAC. | 0x0 | RW |
| [1:0] | WAVE_SEL | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \end{aligned}$ | Waveform read from RAM between START_ADDR and STOP_ADDR. Prestored waveform. <br> Prestored waveform using START_DELAY and PATTERN_PERIOD. Prestored waveform modulated by waveform from RAM. | 0x1 | RW |

## AD9102

## DAC Time Control Register (PAT_TIMEBASE, Address 0x28)

Table 30. Bit Descriptions for PAT_TIMEBASE

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 12]$ | RESERVED |  |  | The number of times the DAC value holds the sample $(0=$ DAC holds for <br> 1 sample $).$ | $0 \times 1$ |
| $[11: 8]$ | HOLD |  | The number of DAC clock periods per PATTERN_PERIOD LSB $(0=$ <br> PATTERN_PERIOD LSB $=1$ DAC clock period $).$ | $0 \times 1$ | RW |
| $[7: 4]$ | PAT_PERIOD_BASE |  | The number of DAC clock periods per START_DELAY $\times$ LSB $(0=$ <br> START_DELAY $\times$ LSB $=1$ DAC clock period $).$ | $0 \times 1$ | RW |
| $[3: 0]$ | START_DELAY_BASE |  |  |  |  |

## Pattern Period Register (PAT_PERIOD, Address 0x29)

Table 31. Bit Descriptions for PAT_PERIOD

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | PATTERN_PERIOD |  | Pattern period register. | $0 \times 8000$ | RW |

DAC Pattern Repeat Cycles Register (DAC_PAT, Address 0x2B)
Table 32. Bit Descriptions for DAC_PAT

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | RESERVED |  |  | $0 \times 01$ | RW |
| $[7: 0]$ | DAC_REPEAT_CYCLE |  | The number of DAC pattern repeat cycles +1. | $0 \times 01$ | RW |

## $\overline{\text { TRIGGER Start to DOUT Signal Register (DOUT_START, Address 0x2C) }}$

Table 33. Bit Descriptions for DOUT_START

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DOUT_START |  | Time between when the TRIGGER pin is low and DOUT signal is high in <br> the number of DAC clock cycles. | 0x0003 | RW |

## DOUT CONFIG Register (DOUT_CONFIG, Address 0x2D)

Table 34. Bit Descriptions for DOUT_CONFIG

| Bits | Bit Name | Settings | Description |  | Reset |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Access |  |  |  |  |  |
| $[15: 6]$ | RESERVED |  | Manually sets the DOUT signal value; it is valid only when DOUT_MODE $=0$ <br> (manual mode). | $0 \times 0$ | RW |
| 5 | DOUT_VAL | $0 \times 0$ | Set different enable signal mode. <br> DOUT pin is output from SDO/SDI2/DOUT pin and manually controlled <br> by Bit 5, DOUT_EN in Register 0x00 must be set to use this feature. <br> DOUT pin is output from SDO/SDI2/DOUT. The pin is controlled by <br> DOUT_START and DOUT_STOP. DOUT_EN in Register 0x00 must be set to <br> use this feature. | $0 \times 0$ | RW |
| 4 | DOUT_MODE | $0 \times 1$ | Time between pattern end and DOUT signal low in number of DAC clock <br> cycles. | $0 \times 0$ | RW |
| $[3: 0]$ | DOUT_STOP |  |  |  |  |

## DAC Constant Value Register (DAC_CST, Address 0x31)

Table 35. Bit Descriptions for DAC_CST

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC_CONST |  | Most significant byte of DAC constant value | $0 \times 0000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## DAC Digital Gain Register (DAC_DGAIN, Address 0x35)

Table 36. Bit Descriptions for DAC_DGAIN

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | DAC_DIG_GAIN |  | DAC digital gain. Range +2 to -2. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## DAC Sawtooth Config Register (SAW_CONFIG, Address 0x37)

Table 37. Bit Descriptions for SAW_CONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | RESERVED |  |  | $0 \times 01$ | RW |
| $[7: 2]$ | SAW_STEP |  | Number of samples per step for the DAC. | $0 \times 01$ | RW |
| $[1: 0]$ | SAW_TYPE |  | The type of sawtooth (positive, negative or triangle) for DAC. <br>  | 0 | Ramp up sawtooth wave. |
|  |  | 1 | Ramp down sawtooth wave. | $0 \times 0$ | RW |
|  |  | 2 | Triangle sawtooth wave. |  |  |
|  |  | No wave, zero. |  |  |  |

## DDS Tuning Word MSB Register (DDS_TW32, Address 0x3E)

Table 38. Bit Descriptions for DDS_TW32

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDSTW_MSB |  | DDS tuning word MSB. | $0 \times 0000$ | RW |

## DDS Tuning Word LSB Register (DDS_TW1, Address 0x3F)

Table 39. Bit Descriptions for DDS_TW1

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 8]$ | DDSTW_LSB |  | DDS tuning word LSB. | $0 \times 00$ | RW |
| $[7: 0]$ | RESERVED |  |  | $0 \times 00$ | RW |

## DDS Phase Offset Register (DDS_PW, Address 0x43)

Table 40. Bit Descriptions for DDS1_PW

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS_PHASE |  | DDS phase offset. | $0 \times 0000$ | RW |

## Pattern Control 1 Register (TRIG_TW_SEL, Address 0x44)

Table 41. Bit Descriptions for TRIG_TW_SEL

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 2]$ | RESERVED |  |  | $0 \times 0000$ | RW |
| 1 | TRIG_DELAY_EN |  | Enable start delay as trigger delay for all 4 channels. <br>  | 0 | Delay repeats for all patterns. |
|  |  | 1 | Delay is only at the start of first pattern. | $0 \times 0$ | RW |
| 0 | RESERVED |  |  | $0 \times 0$ | RW |

## AD9102

## Pattern Control 2 Register (DDS_CONFIG, Address 0x45)

Table 42. Bit Descriptions for DDS_CONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | RESERVED |  |  | Enables DDS cosine output of DDS instead of sine wave. | $0 \times 0$ |
| 3 | DDS_COS_EN |  | Selects the SRAM address counter clock as CLKP/CLKN when set to 0x0, <br> DDS MSB when set to 0x1. | $0 \times 0$ | RW |
| 2 | DDS_MSB_EN |  | $0 \times 1$ <br> $0 \times 0$ | Selects the SRAM as source of DDS phase offset input. <br> Selects the DDS_PW as the source of DDS offset. | RW |
| 1 | PHASE_MEM_EN | Selects the SRAM and DDS_TW registers as configured in the <br> TW_RAM_CONFIG register as the source of DDS tuning word input. <br> Selects the DDS_TW registers as the source for DS tuning words | $0 \times 0$ | RW |  |
| 0 | TW_MEM_EN | $0 \times 1$ | $0 \times 0$ |  |  |

## TW_RAM_CONFIG Register (TW_RAM_CONFIG, Address 0x47)

Table 43. Bit Descriptions for TW_RAM_CONFIG

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [15:5] | RESERVED |  |  | 0x000 | RW |
| [4:0] | TW_MEM_SHIFT | $\begin{aligned} & 0 \times 00 \\ & 0 \times 01 \\ & 0 \times 02 \\ & 0 \times 03 \\ & 0 \times 04 \\ & 0 \times 05 \\ & 0 \times 06 \\ & 0 \times 07 \\ & 0 \times 08 \\ & 0 \times 09 \\ & 0 \times 0 \mathrm{~A} \\ & 0 \times 0 \mathrm{~B} \\ & 0 \times 0 \mathrm{C} \\ & 0 \times 0 \mathrm{D} \\ & 0 \times 0 \mathrm{E} \\ & 0 \times 0 \mathrm{~F} \\ & 0 \times 10 \\ & \mathrm{x} \end{aligned}$ | TW_MEM_EN1 is set. This register controls the right shift bit when memory data merge to DDS1TW. <br> DDSTW = \{RAM[13:0],10'b0 $\}$ <br> DDSTW $=\{$ DDSTW[23],RAM[13:0],9'b0 $\}$ <br> DDSTW $=\{D D S T W[23: 22]$, RAM [13:0],8'b0 $\}$ <br> DDSTW $=\{D D S T W[23: 21], R A M[13: 0], 7$ 'b0 $\}$ <br> DDSTW $=\{D D S T W[23: 20]$, RAM [13:0],6'b0 $\}$ <br> DDSTW $=\{D D S T W[23: 19]$, RAM [13:0],5'b0 $\}$ <br> DDSTW $=\{$ DDSTW[23:18],RAM[13:0],4'b0 $\}$ <br> DDSTW $=\{$ DDSTW[23:17],RAM[13:0],3'b0 $\}$ <br> DDSTW $=\{$ DDSTW[23:16],RAM[13:0],2'b0 $\}$ <br> DDSTW $=\{$ DDSTW[23:15],RAM[13:0], 1 'b0 $\}$ <br> DDSTW $=\{$ DDSTW[23:14],RAM[13:0] $\}$ <br> DDSTW $=\{$ DDSTW[23:13],RAM[13:1]\} <br> DDSTW $=\{$ DDSTW[23:12],RAM[13:2]\} <br> DDSTW $=\{$ DDSTW[23:11],RAM[13:3]\} <br> DDSTW $=\{$ DDSTW[23:10],RAM[13:4]\} <br> DDSTW $=\{$ DDSTW[23:9],RAM[13:5]\} <br> DDSTW $=\{$ DDSTW[23:8],RAM[13:6]\} <br> Reserved | 0x00 | RW |

## Start Delay Register (START_DLY, Address 0x5C)

Table 44. Bit Descriptions for START_DLY

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | START_DELAY |  | Start delay of DAC. | $0 \times 0000$ | RW |

## Start Address Register (START_ADDR, Address 0x5D)

Table 45. Bit Descriptions for START_ADDR

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | START_ADDR |  | RAM address where DAC starts to read waveform. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## Stop Address Register (STOP_ADDR, Address 0x5E)

Table 46. Bit Descriptions for STOP_ADDR

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 4]$ | STOP_ADDR |  | RAM address where DAC stops to read waveform. | $0 \times 000$ | RW |
| $[3: 0]$ | RESERVED |  |  | $0 \times 0$ | RW |

## DDS Cycles Register (DDS_CYC, Address 0x5F)

Table 47. Bit Descriptions for DDS_CYC

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $[15: 0]$ | DDS_CYC |  | Number of sine wave cycles when a DDS prestored waveform with start and <br> stop delays is selected for the DAC output. | $0 \times 0001$ | RW |

## Configuration Error Register (CFG_ERROR, Address 0x60)

Table 48. Bit Descriptions for CFG_ERROR

| Bits | Bit Name | Settings | Description | Reset | Access |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 15 | ERROR_CLEAR |  | Write this bit to clear all errors. | $0 \times 0$ | R |
| $[14: 6]$ | RESERVED |  | When the DOUT_START value is larger than the pattern delay, <br> this error is toggled. | $0 \times 0$ | R |
| 5 | DOUT_START_LG_ERR | When the pattern delay value is smaller than the default value, <br> this error is toggled. | $0 \times 0$ | R |  |
| 4 | PAT_DLY_SHORT_ERR | When the DOUT_START value is smaller than the default value, <br> this error is toggled. | $0 \times 0$ | R |  |
| 2 | DOUT_START_SHORT_ERR |  | When the period register setting value is smaller than the <br> pattern play cycle, this error is toggled. | $0 \times 0$ | R |
| 2 | PERIOD_SHORT_ERR | When the memory pattern play is not of even length in trigger <br> delay mode, this error flag is toggled. | $0 \times 0$ | R |  |
| 1 | ODD_ADDR_ERR | WEM_READ_ERR | When there is a memory read conflict, this error flag is toggled. | $0 \times 0$ | R |
| 0 |  |  |  |  |  |

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5
Figure 54. 32-Lead Lead Frame Chip Scale Package [LFCSP]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 0.75 mm Package Height
(CP-32-12)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9102BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead LFCSP | CP-32-12 |
| AD9102BCPZRL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead LFCSP | CP-32-12 |
| AD9102-EBZ |  | Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ Based on $85 \Omega$ resistors from DAC output terminals to ground.
    ${ }^{2}$ Start delay $=0$ f DAC clock cycles.

