

I²C-Compatible 4-Kbit Serial EEPROM with Reversible Software Write Protection

Features

- · Low-Voltage Operation:
 - V_{CC} = 1.7V to 3.6V
- JEDEC JC42.4 (EE1004-v) Serial Presence Detect (SPD) Compliant
- Internally Organized as 512 x 8 (4K)
- Industrial Temperature Range: -20°C to +125°C
- I²C-Compatible (Two-Wire) Serial Interface:
 - 100 kHz Standard Mode, 1.7V to 3.6V
 - 400 kHz Fast Mode. 1.7V to 3.6V
 - 1 MHz Fast Mode Plus (FM+), 2.5V to 3.6V
 - Bus Timeout Supported
- · Advanced Software Data Protection Features
 - Individually reversible software write protection on all four 128-byte quadrants
 - Software procedure to verify each quadrant's write protection status
- · Schmitt Triggers, Filtered Inputs for Noise Suppression
- Ultra Low Active Current (3 mA maximum) and Standby Current (4 μA maximum)
- 16-byte Page Write Mode:
 - Partial page writes allowed
- Random and Sequential Read Modes
- · Self-Timed Write Cycle within 5 ms Maximum
- ESD Protection > 4,000V
- High Reliability:
 - Endurance: 1,000,000 write cycles
 - Data retention: 100 years
- · Green Package Options (Lead-free/Halide-free/RoHS compliant)

Packages

· 8-Lead SOIC, 8-Lead TSSOP and 8-Pad UDFN


Table of Contents


Fea	atures.		1
Pa	ckages	5	1
1.	Pack	age Types (not to scale)	4
2.		Descriptions	
۷.	2.1.	Device Address Inputs (A0, A1, A2)	
	2.1.	Ground	
	2.3.	Serial Data (SDA)	
	2.4.	Serial Clock (SCL)	
	2.5.	Device Power Supply (V _{CC})	
3.	Desc	pription	6
	3.1.	System Configuration Using Two-Wire Serial EEPROMs	
	3.2.	Block Diagram	
4.	Flect	rical Characteristics	8
••	4.1.	Absolute Maximum Ratings	
	4.2.	DC and AC Operating Range	
	4.3.	DC Characteristics	
	4.4.	AC Characteristics	
	4.5.	Electrical Specifications	
5.	Devic	ce Operation and Communication	
٥.	5.1.	Clock and Data Transition Requirements	
	5.1. 5.2.	Start and Stop Conditions	
	5.2.	Acknowledge and No-Acknowledge	
	5.4.	Standby Mode	
	5. 4 .	Time-Out Function	
	5.6.	Software Reset	
6.	Mem	ory Organization	15
Ο.	6.1.	Device Addressing	
	6.2.	Set Page Address and Read Page Address Commands	
7.	Write	Operations	
	7.1.	Byte Write	
	7.2.	Page Write	
	7.3.	Acknowledge Polling	
	7.4.	Write Cycle Timing	
	7.5.	Write Protection	
8.	Rear	d Operations	
٥.	8.1.	Current Address Read.	
	8.2.	Random Read	
	8.3.	Sequential Read	
	0.0.		

9.	Packaging Information	25
	9.1. Package Marking Information	
10.	Revision History	34
The	Microchip Website	35
Pro	duct Change Notification Service	35
Cus	tomer Support	35
Pro	duct Identification System	36
Mic	rochip Devices Code Protection Feature	36
Leg	al Notice	37
Tra	demarks	37
Qua	ality Management System	38
۱۸/۵	Idwide Sales and Service	30

1. Package Types (not to scale)

8-lead SOIC/TSSOP





2. Pin Descriptions

The descriptions of the pins are listed in Table 2-1.

Table 2-1. Pin Function Table

Name	8-Lead SOIC	8-Lead TSSOP	8-Pad UDFN ⁽¹⁾	Function
A0	1	1	1	Device Address Input
A1	2	2	2	Device Address Input
A2	3	3	3	Device Address Input
GND	4	4	4	Ground
SDA	5	5	5	Serial Data
SCL	6	6	6	Serial Clock
NC	7	7	7	No Connect
V _{CC}	8	8	8	Device Power Supply

Note:

1. The exposed pad on this package can be connected to GND or left floating.

2.1 Device Address Inputs (A0, A1, A2)

The A0, A1 and A2 pins are device address inputs that are hard-wired (directly to GND or to V_{CC}) for compatibility with other two-wire Serial EEPROM devices. When the pins are hard-wired, as many as eight devices may be addressed on a single bus system. A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A0, A1 and A2 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear in customer applications, Microchip recommends always connecting the address pins to a known state. When using a pull-up resistor, Microchip recommends using 10 k Ω or less.

The A0 pin is also an overvoltage tolerant pin, allowing up to 10V to support the Reversible Software Write Protection (RSWP) feature (see Write Protection).

2.2 Ground

The ground reference for the power supply. GND should be connected to the system ground.

2.3 Serial Data (SDA)

The SDA pin is an open-drain bidirectional input/output pin used to serially transfer data to and from the device. The SDA pin must be pulled high using an external pull-up resistor (not to exceed 10 k Ω in value) and may be wire-ORed with any number of other open-drain or open-collector pins from other devices on the same bus.

2.4 Serial Clock (SCL)

The SCL pin is used to provide a clock to the device and to control the flow of data to and from the device. Command and input data present on the SDA pin is always latched in on the rising edge of SCL, while output data on the SDA pin is clocked out on the falling edge of SCL. The SCL pin must either be forced high when the serial bus is idle or pulled high using an external pull-up resistor.

2.5 Device Power Supply (V_{CC})

The Device Power Supply (V_{CC}) pin is used to supply the source voltage to the device. Operations at invalid V_{CC} voltages may produce spurious results and should not be attempted.

3. Description

The AT34C04 provides 4,096 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 512 words of 8 bits each. The device's cascading feature allows up to eight devices to share a common two-wire bus.


The Serial EEPROM operation is tailored specifically for DRAM memory modules with Serial Presence Detect (SPD) to store a module's vital product data such as the module's size, speed, voltage, data width and timing parameters.

The AT34C04 is protocol compatible with the legacy JEDEC EE1002 specification (2-Kbit) devices enabling the AT34C04 to be utilized in legacy applications without any software changes. The device is designed to respond to specific software commands that allow users to identify and set which half of the memory the internal address counter is located. This special page addressing method to select the upper or lower half of the Serial EEPROM is what facilitates legacy compatibility. However, there is one exception to the legacy compatibility as the AT34C04 does not support the Permanent Write Protection feature.


Additionally, the AT34C04 incorporates a Reversible Software Write Protection (RSWP) feature enabling the capability to selectively write protect any or all of the four 128-byte quadrants. Once the RSWP is set, it can only be reversed by sending a specific software command sequence.

The AT34C04 supports the industry standard two-wire I²C Fast-Mode Plus (FM+) serial interface allowing device communication to operate at up to 1 MHz. A bus timeout feature is supported to help prevent system lock-ups. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The device is available in space-saving 8- lead SOIC, 8-lead TSSOP and 8-pad UDFN packages. All packages operate from 1.7V to 3.6V.

3.1 System Configuration Using Two-Wire Serial EEPROMs



3.2 Block Diagram



4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Temperature under bias $-40^{\circ}\text{C to } +125^{\circ}\text{C}$ Storage temperature $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ Voltage on any pin with respect to ground -0.5V to +4.3V All other input voltages with respect to ground $-0.5\text{V to } \text{V}_{\text{CC}} + 0.5\text{V}$ All input voltages with respect to ground $-0.5\text{V to } \text{V}_{\text{CC}} + 0.5\text{V}$ ESD protection >4 kV

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range

AT34C04		
Operating Temperature (Case)	Industrial Temperature Range	-20°C to +125°C
V _{CC} Power Supply	Low-Voltage Grade	1.7V to 3.6V

4.3 DC Characteristics

Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Typical ⁽¹⁾	Maximum	Units	Test Conditions
Supply Voltage	V _{CC}	1.7	_	3.6	V	
Supply Current	I _{CC1}	_	0.4	1.0	mA	V _{CC} = 3.6V, Read at 100 kHz
Supply Current	I _{CC2}	_	1.5	3.0	mA	V _{CC} = 3.6V, Write at 100 kHz
Standby Current	1.	_	1.6	3.0	μA	V_{CC} = 1.7V, V_{IN} = V_{CC} or V_{SS}
Standby Guitent	I _{SB}	_	1.6	4.0	μA	V_{CC} = 3.6V, V_{IN} = V_{CC} or V_{SS}
Input Leakage Current	ILI	_	0.10	2.0	μA	$V_{IN} = V_{CC}$ or V_{SS}
Output Leakage Current	I _{LO}	_	0.10	2.0	μA	$V_{OUT} = V_{CC}$ or V_{SS}
Input Low Level	V _{IL}	-0.5	_	V _{CC} x 0.3	V	Note 2
Input High Level	V _{IH}	V _{CC} x 0.7	_	V _{CC} + 0.5	V	Note 2
Output Low Level Voltage Open-Drain	V _{OL1}	_	_	0.4	V	V _{CC} > 2.0V, I _{OL} = 3 mA
Output Low Level Voltage Open-Drain	V _{OL2}	_	_	V _{CC} x 0.2	V	V _{CC} ≤ 2.0V, I _{OL} = 2 mA

continued									
Parameter	Symbol	Minimum	Typical ⁽¹⁾	Maximum	Units	Test Conditions			
		3.0	_	_	mA	V _{OL} = 0.4 V, Frequency ≤ 400 kHz			
Output Low-Level Current	l _{OL}	6.0	_	_	mA	V _{OL} = 0.6 V, Frequency ≤ 400 kHz			
		20.0	_	_	mA	V _{OL} = 0.4 V, Frequency > 400 kHz			
A0 Pin High Voltage	V _{HV}	7	_	10		V _{HV} - V _{CC} ≥ 4.8V			
Input Hysteresis (SDA, SCL)	V _{HYST1}	V _{CC} x 0.1	_	<u> </u>	V	V _{CC} < 2V			
Input Hysteresis (SDA, SCL)	V _{HYST2}	V _{CC} x 0.05	_	_	V	V _{CC} ≥ 2V			

Notes:

- 1. Typical values characterized at T_A = +25 $^{\circ}$ C unless otherwise noted.
- 2. V_{IL} min and V_{IH} max are reference only and are not tested.

4.4 AC Characteristics


Table 4-3. AC Characteristics⁽¹⁾

		V _{cc} <	< 2.2V		V _{CC} ≥ 2	2.2V		
Parameter	Symbol	ool 100 kHz		400	kHz	1 1	Units	
		Min.	Max.	Min.	Max.	Min.	Max.	
Clock Frequency, SCL	f _{SCL}	10 ⁽²⁾	100	10 ⁽²⁾	400	10 ⁽²⁾	1,000	kHz
Clock Pulse Width Low	t_{LOW}	4,700	_	1,300	_	500	_	ns
Clock Pulse Width High	t _{HIGH}	4,000	_	600	_	250	_	ns
Noise Suppression Time	t _l	_	50	_	50	_	50	ns
Bus Free Time between Stop and Start ⁽³⁾	t _{BUF}	4,700	_	1,300	_	500	_	ns
Start Hold Time	t _{HD.STA}	4,000	_	600	_	260	_	ns
Start Set-Up Time	t _{SU.STA}	4,700	_	600	_	260	_	ns
Data In Hold Time	t _{HD.DAT}	0	-	0	_	0	_	ns
Data In Set-up Time	t _{SU.DAT}	250	_	100	_	50	_	ns
Inputs Rise Time ⁽³⁾	t _R	_	1,000	20	300	_	120	ns
Inputs Fall Time ⁽³⁾	t _F	_	300	20	300	_	120	ns
Stop Set-Up Time	t _{SU.STO}	4,000	_	600	_	260	_	ns
Data Out Hold Time	t _{DH.DAT}	200	3,450	200	900	0	350	ns
Write Cycle Time	t _{WR}	_	5	_	5	_	5	ms
Timeout Time	t _{OUT}	25	35	25	35	25	35	ms

Notes:

- 1. AC measurement conditions:
 - C_I: 100 µF
 - R_{PUP} (SDA bus line pull-up resistor to V_{CC}): 1.3 k Ω (1000 kHz), 4 k Ω (400 kHz), 10 k Ω (100 kHz)
 - Input pulse voltages: 0.3 x V_{CC} to 0.7 x V_{CC}
 - Input rise and fall times: ≤50 ns
 - Input and output timing reference voltages: 0.5 x V_{CC}
- 2. The minimum frequency is specified at 10 kHz to avoid activating the timeout feature.
- 3. These parameters are determined through product characterization and are not 100% tested in production.

Figure 4-1. Bus Timing



4.5 Electrical Specifications

4.5.1 Power-Up Requirements and Reset Behavior

During a power-up sequence, the V_{CC} supplied to the AT34C04 should monotonically rise from GND to the minimum V_{CC} level, as specified in Table 4-1, with a slew rate no faster than 0.1 V/ μ s.

4.5.1.1 Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, the AT34C04 includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the V_{CC} level crosses the internal voltage threshold (V_{POR}) that brings the device out of Reset and into Standby mode.

The system designer must ensure the instructions are not sent to the device until the V_{CC} supply has reached a stable value greater than or equal to the minimum V_{CC} level. Additionally, once the V_{CC} is greater than or equal to the minimum V_{CC} level, the bus master must wait at least t_{PUP} before sending the first command to the device. See Table 4-4 for the values associated with these power-up parameters.

Before selecting the device and issuing protocol, a valid and stable supply voltage must be applied and no protocol should be issued to the device for the time specified by the t_{INIT} parameter. The supply voltage must remain stable and valid until the end of the protocol transmission, and for a write instruction, until the end of the internal write cycle.

Table 4-4. Power-Up Conditions⁽¹⁾

Symbol	Parameter	Min.	Max.	Units
t _{POR}	Power-on Reset Time	_	10.0	ms
V _{POR}	Power-on Reset Threshold Voltage	1.0	1.6	V


continued									
Symbol	Parameter	Min.	Max.	Units					
t _{INIT}	Time for Power-on to First Command	10.0	_	ms					
t _{POFF}	Warm Power Cycle Off Time	1.0	_	ms					

Note:

1. These parameters are characterized but they are not 100% tested in production.

If an event occurs in the system where the V_{CC} level supplied to the AT34C04 drops below the maximum V_{POR} level specified, it is recommended that a full-power cycle sequence be performed by first driving the V_{CC} pin to GND, waiting at least the minimum t_{POFF} time and then performing a new power-up sequence in compliance with the requirements defined in this section.

Figure 4-2. Power-Up Timing



4.5.2 Pin Capacitance

Table 4-5. Pin Capacitance(1)

Symbol	Test Condition	Max.	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	V _{I/O} = 0V
C _{IN}	Input Capacitance (A0, A1, A2 and SCL)	6	pF	V _{IN} = 0V

Note:

1. This parameter is characterized but is not 100% tested in production.

4.5.3 EEPROM Cell Performance Characteristics

Table 4-6. EEPROM Cell Performance Characteristics

Operation	Test Condition	Min.	Max.	Units
Write Endurance ⁽¹⁾	T _A = 25°C, Page Write mode	1,000,000	_	Write Cycles
Data Retention ⁽¹⁾	T _A = 55°C	100	_	Years

Note:

1. Performance is determined through characterization and the qualification process.

5. Device Operation and Communication

The AT34C04 operates as a slave device and utilizes a simple I²C-compatible two-wire digital serial interface to communicate with a host controller, commonly referred to as the bus master. The master initiates and controls all read and write operations to the slave devices on the serial bus, and both the master and the slave devices can transmit and receive data on the bus.

The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used to receive the clock signal from the master, while the bidirectional SDA pin is used to receive command and data information from the master as well as to send data back to the master. Data is always latched into the AT34C04 on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pins incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.

All command and data information is transferred with the Most Significant bit (MSb) first. During bus communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been transferred, the receiving device must respond with either an Acknowledge (ACK) or a No-Acknowledge (NACK) response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the master. Therefore, nine clock cycles are required for every one byte of data transferred. There are no unused clock cycles during any read or write operation, so there must not be any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.

During data transfers, data on the SDA pin must only change while SCL is low and the data must remain stable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Start or a Stop condition will occur. Start and Stop conditions are used to initiate and end all serial bus communication between the master and the slave devices. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the master. In order for the serial bus to be idle, both the SCL and SDA pins must be in the logic high state at the same time.

5.1 Clock and Data Transition Requirements

The SDA pin is an open-drain terminal and therefore must be pulled high with an external pull-up resistor. SCL is an input pin that can either be driven high or pulled high using an external pull-up resistor. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below. The relationship of the AC timing parameters with respect to SCL and SDA for the AT34C04 are shown in the timing waveform in Figure 4-1. The AC timing characteristics and specifications are outlined in AC Characteristics.

5.2 Start and Stop Conditions

5.2.1 Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable logic '1' state and will bring the device out of Standby mode. The master uses a Start condition to initiate any data transfer sequence; therefore, every command must begin with a Start condition. The device will continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected. Refer to Figure 5-1 for more details.

5.2.2 Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the logic '1' state.

The master can use the Stop condition to end a data transfer sequence with the AT34C04, which will subsequently return to Standby mode. The master can also utilize a repeated Start condition instead of a Stop condition to end the current data transfer if the master will perform another operation. Refer to Figure 5-1 for more details.

5.3 Acknowledge and No-Acknowledge

After every byte of data is received, the receiving device must confirm to the transmitting device that it has successfully received the data byte by responding with what is known as an Acknowledge (ACK). An ACK is accomplished by the transmitting device first releasing the SDA line at the falling edge of the eighth clock cycle followed by the receiving device responding with a logic '0' during the entire high period of the ninth clock cycle.

When the AT34C04 is transmitting data to the master, the master can indicate that it is done receiving data and wants to end the operation by sending a logic '1' response to the AT34C04 instead of an ACK response during the ninth clock cycle. This is known as a No-Acknowledge (NACK) and is accomplished by the master sending a logic '1' during the ninth clock cycle, at which point the AT34C04 will release the SDA line so the master can then generate a Stop condition.

The transmitting device, which can be the bus master or the Serial EEPROM, must release the SDA line at the falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a logic '0' to ACK the previous 8bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow the transmitter to continue sending new data. A timing diagram has been provided in Figure 5-1 to better illustrate these requirements.




Figure 5-1. Start Condition, Data Transitions, Stop Condition and Acknowledge

5.4 Standby Mode

The AT34C04 features a low-power Standby mode that is enabled when any one of the following occurs:


- A valid power-up sequence is performed (see Power-Up Requirements and Reset Behavior).
- A Stop condition is received by the device unless it initiates an internal write cycle (see Write Operations).
- At the completion of an internal write cycle (see Write Operations).

5.5 **Time-Out Function**

The AT34C04 supports the industry standard bus Time-Out feature to help prevent potential system bus hangups. The device resets its serial interface and stops driving the bus (lets SDA float high) if the SCL pin is held low for more than the minimum time-out (t_{OUT}) specification. The AT34C04 will be ready to accept a new Start condition before the maximum tour has elapsed (see Figure 5-2). This feature does require a minimum SCL clock speed of 10 kHz to avoid any timeout issues.

DS20006416A-page 13


Figure 5-2. Time-out



5.6 Software Reset

After an interruption in protocol, power loss or system Reset, any two-wire device can be protocol reset by clocking SCL until SDA is released by the EEPROM and goes high. The number of clock cycles until SDA is released by the EEPROM will vary. The software Reset sequence should not take more than nine dummy clock cycles. Once the software Reset sequence is complete, new protocol can be sent to the device by sending a Start condition followed by the protocol. Refer to Figure 5-3 for an illustration.

Figure 5-3. Software Reset



In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see Power-Up Requirements and Reset Behavior).

6. Memory Organization

To provide the greatest flexibility and backwards compatibility with the previous generations of SPD devices, the AT34C04 memory organization is organized into two independent 2-KBit memory arrays. Each 2-KBit (256-byte) section is internally organized into two independent quadrants of 128 bytes with each quadrant comprised of eight pages of 16 bytes. Including both memory sections, there are four 128-byte quadrants totaling 512 bytes.

6.1 Device Addressing

Accessing the device requires an 8-bit device address byte following a Start condition to enable the device for a read or write operation. Since multiple slave devices can reside on the serial bus, each slave device must have its own unique address so the master can access each device independently.

The Most Significant four bits of the device address byte is referred to as the device type identifier '1010' (Ah) for the main EEPROM access, or '0110' (6h) for Page Address (see Set Page Address and Read Page Address Commands) and Write Protection Registers (see Write Protection) access is required in bits 7 through 4 of the device address byte (see Table 6-1).

Following the 4-bit device type identifier are the hardware slave address bits, A2, A1 and A0. These bits can be used to expand the address space by allowing up to eight Serial EEPROM devices on the same bus. These hardware slave address bits must correlate with the voltage level on the corresponding hardwired device address input pins A0, A1 and A2. The A0, A1 and A2 pins use an internal proprietary circuit that automatically biases the pin to a logic '0' state if the pin is allowed to float. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once the pin is biased above the CMOS input buffer's trip point (~0.5 x V_{CC}), the pull-down mechanism disengages. Microchip recommends connecting the A0, A1 and A2 pins to a known state whenever possible.

The eighth bit (bit 0) of the device address byte is the Read/Write Select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon the successful comparison of the device address byte, the AT34C04 will return an ACK. If a valid comparison is not made, the device will NACK.

Table 6-1. Device Address Byte

Access Area	Device Type Identifier			Hardware	R/W Select			
Access Area		Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EEPROM	1	0	1	0	A2	A1	A0	R/W
Write Protection and Page Address Functions	0	1	1	0	A2	A1	A0	R/W

For all operations except the current address read, a word address byte must be transmitted to the device immediately following the device address byte. The word address byte contains an 8-bit memory array word address, and is used to specify which byte location in the EEPROM to start reading or writing. Refer to Table 6-2 to review these bit positions.

Table 6-2. Word Address Byte

Access Area	B7	В6	B5	B4	B3	B2	B1	B0
EEPROM	A7	A6	A5	A4	A3	A2	A1	A0
Set Page Address (SPA)	Х	X	Х	X	X	Х	Х	X
Write Protection Register	X	X	X	X	X	X	Х	X

6.2 Set Page Address and Read Page Address Commands

The AT34C04 incorporates an innovative memory addressing technique that utilizes a Set Page Address (SPA) and Read Page Address (RPA) commands to select and verify the desired half of the memory enabled to perform write and read operations. Due to the requirement for A0 pin to be driven to V_{HV}, the SPA and the RPA commands are fully supported in a single DIMM (isolated DIMM) end application or a single DIMM programming station only.

Example: If SPA = 0, then the first-half or lower 256 bytes of the Serial EEPROM is selected allowing access to Quadrant 0 and Quadrant 1. Alternately, if SPA = 1, then the second-half or upper 256 bytes of the Serial EEPROM is selected allowing access to Quadrant 2 and Quadrant 3.


Table 6-3. SPA Setting and Memory Organization

Block	Set Page Address (SPA)	Memory Address Locations		
Quadrant 0	0	00h to 7Fh		
Quadrant 1	0	80h to FFh		
Quadrant 2	1	00h to 7Fh		
Quadrant 3	1	80h to FFh		

Setting the Set Page Address (SPA) value selects the desired half of the EEPROM for performing write or read operations. This is done by sending the SPA as seen in Figure 6-1. The SPA command sequence requires the master to transmit a Start condition followed by sending a device address byte of '011011*0' where the '*' in the bit 7 position will dictate which half of the EEPROM is being addressed. A '0' in this position (or 6Ch) is required to set the page address to the first half of the memory and a '1' (or 6Eh) is necessary to set the page address to the second half of the memory. After receiving the device address byte, the AT34C04 should return an ACK and the master should follow by sending two bytes of 'don't care' values.

The JEDEC EE1004v specification allows for either an ACK or NACK response for each of the two data bytes. The AT34C04 responds with an ACK. An alternate part number is available for applications which expect a NACK response. For details, refer to Product Identification System. The protocol is completed by the master sending a Stop condition to end the operation.

Figure 6-1. Set Page Address (SPA)



Notes:

- 1. If Bit * is '0', the page address is located in the first half of the memory. If Bit * is '1', then the page address is located in the second half of the memory.
- 2. x is 'don't care'.
- 3. The AT34C04 will ACK the data bytes. An alternate part number is available if a NACK response is needed.

Reading the state of the SPA can be accomplished via the Read Page Address (RPA) command. The master can issue the RPA command to determine if the AT34C04's internal address counter is located in the first 2-Kbit section or the second 2-Kbit memory section based upon the device's ACK or NACK response to the RPA command.


The RPA command sequence requires the master to transmit a Start bit followed by a device address byte of '01101101' (6Dh). If the device's current address counter (page address) is located in the first half of the memory, the AT34C04 responds with an ACK to the RPA command. Alternatively, a NACK response to the RPA command indicates the page address is located in the second half of the memory (see Figure 6-2).

Following the device address byte and the device's ACK or NACK response, the AT34C04 should transmit two data bytes of 'don't care' values. The master should NACK on these two data bytes followed by the master sending a Stop condition to end the operation.

After power-up, the SPA is set to zero indicating internal address counter is located in the first half of the memory. Performing a software Reset (see Software Reset) will also set the SPA to zero.

The AT34C04 incorporates a Reversible Software Write Protect (RSWP) feature that allows the ability to selectively write protect data stored in any or all of the four 128-byte quadrants. See Write Protection for more information on the RSWP feature.

Figure 6-2. Read Page Address (RPA)



Notes:

- 1. If Bit * is '0', the ACK indicates the device's internal address counter is located in the first half of the memory. If Bit * is '1', the NACK indicates the device's internal address counter is located in the second half of the memory.
- 2. x is 'don't care'.

7. Write Operations

All write operations for the AT34C04 begin with the master sending a Start condition, followed by a device address byte with the R/\overline{W} bit set to logic '0', and then by the word address byte. The data value(s) to be written to the device immediately follow the word address byte.

Note: All byte write and page write operations should be preceded by the SPA and or RPA commands to ensure the internal address counter is located in the desired half of the memory.

If a byte write or page write operation is attempted to a protected quadrant, the AT34C04 will respond (ACK or NACK) to the write operation according to Table 7-1.

Table 7-1. Ack	nowledge Status Who	en Writing Data or De	efining Write Protection
----------------	---------------------	-----------------------	--------------------------


Quadrant Status	Instruction	ACK	Word Address	ACK	Data Word	ACK	Write Cycle
	Set RSWP	NACK	Don't Care	NACK	Don't Care	NACK	No
Write Protected with	Clear RSWP	ACK	Don't Care	ACK	Don't Care	ACK	Yes
Set RSWP	Byte Write or Page Write to Protected Quadrant	ACK	Word Address	ACK	Data	NACK	No
Not Protected	Set RSWP or Clear RSWP	ACK	Don't Care	ACK	Don't Care	ACK	Yes
NOT FTOTECTED	Byte Write or Page Write	ACK	Word Address	ACK	Data	ACK	Yes

7.1 Byte Write

The AT34C04 supports the writing of a single 8-bit byte. Selecting a data word in the AT34C04 requires an 8-bit word address.

Upon receipt of the proper device address and the word address bytes, the EEPROM will send an Acknowledge. The device will then be ready to receive the 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will respond with an ACK. The addressing device, such as a bus master, must then terminate the write operation with a Stop condition. At that time, the EEPROM will enter an internally self-timed write cycle, which will be completed within t_{WR}, while the data word is being programmed into the nonvolatile EEPROM. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete.

Figure 7-1. Byte Write



7.2 Page Write


A page write operation allows up to 16 bytes to be written in the same write cycle, provided all bytes are in the same row of the memory array (where address bits A7 through A4 are the same). Partial page writes of less than 16 bytes are also allowed.

A page write is initiated the same way as a byte write, but the bus master does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the bus master can transmit up to fifteen additional data words. The EEPROM will respond with an ACK after each data word is

received. Once all data to be written has been sent to the device, the bus master must issue a Stop condition (see Figure 7-2) at which time the internally self-timed write cycle will begin.

The lower four bits of the word address are internally incremented following the receipt of each data word. The higher order address bits are not incremented and retain the memory page row location. Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. When the incremented word address reaches the page boundary, the address counter will rollover to the beginning of the same page. Nevertheless, creating a rollover event should be avoided as previously loaded data in the page could become unintentionally altered.

Figure 7-2. Page Write




7.3 Acknowledge Polling

An Acknowledge Polling routine can be implemented to optimize time-sensitive applications that would prefer not to wait the fixed maximum write cycle time (t_{WR}). This method allows the application to know immediately when the Serial EEPROM write cycle has completed, so a subsequent operation can be started.

Once the internally self-timed write cycle has started, an Acknowledge Polling routine can be initiated. This involves repeatedly sending a Start condition followed by a valid device address byte with the R/\overline{W} bit set at logic '0'. The device will not respond with an ACK while the write cycle is ongoing. Once the internal write cycle has completed, the EEPROM will respond with an ACK, allowing a new read or write operation to be immediately initiated. A flowchart has been included below in Figure 7-3 to better illustrate this technique.


Figure 7-3. Acknowledge Polling Flowchart



7.4 Write Cycle Timing

The length of the self-timed write cycle (t_{WR}) is defined as the amount of time from the Stop condition that begins the internal write cycle to the Start condition of the first device address byte sent to the AT34C04 that it subsequently responds to with an ACK. Figure 7-4 has been included to show this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.

Figure 7-4. Write Cycle Timing



7.5 Write Protection

The AT34C04 incorporates a Reversible Software Write Protection (RSWP) feature that allows the ability to selectively write protect data stored in each of the four independent 128-byte EEPROM quadrants. Table 7-2 identifies the memory quadrant identifier with its associated quadrant, SPA and memory address locations.

The AT34C04 has three RSWP software commands:

- · Set RSWP command for setting the RSWP.
- · Clear RSWP command for resetting all of the quadrants to an unprotected state.
- · Read RSWP command for checking the RSWP status.

Table 7-2. Memory Organization

Block	SPA	Address Locations	Memory Quadrant Identifier
Quadrant 0	0	00h to 7Fh	001
Quadrant 1	0	80h to FFh	100
Quadrant 2	1	00h to 7Fh	101
Quadrant 3	1	80h to FFh	000

7.5.1 Set RSWP

Setting the RSWP is enabled by sending the Set RSWP command, similar to a normal write command to the device which programs the write protection to the target quadrant. The Set RSWP sequence requires sending a device address byte of '0110 MMM0' (where 'M' represents the memory quadrant identifier for the target quadrant to be write protected) with the R/W bit set to '0'. In conjunction with sending the protocol, the A0 pin must be connected to V_{HV} for the duration of the RSWP sequence (see Figure 7-5). The Set RSWP command acts on a single quadrant only as specified in the Set RSWP command and can only be reversed by issuing the Clear RSWP command and will unprotect all quadrants in one operation (see Table 7-3). For example, if Quadrant 0 and Quadrant 3 are to be write-protected, two separate Set RSWP commands would be required. However, only one Clear RSWP command is needed to clear and unprotect both quadrants.


Table 7-3.	Set	RSWP	and	Clear	RSWP
------------	-----	-------------	-----	-------	-------------

				Device Address Byte														
Function	Pin		Device Type Identifier				Memory Quadrant Identifier			R/W Select								
	A2	A1	A0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0							
Set RSWP, Quadrant 0	Х	Х	V _{HV} 0					0	0	1	0							
Set RSWP, Quadrant 1	Х	Х		V _{HV}	V _{HV}					1	0	1	0					
Set RSWP, Quadrant 2	Х	Х				V_{HV}	V _{HV}	V _{HV}	V _{HV}	V_{HV}	V_{HV}	V _{HV}	V _{HV} 0	1	1	0	1	0
Set RSWP, Quadrant 3	Х	Х					0	0	0	0								
Clear RSWP	Х	Х						0	1	1	0							

Notes:

- 1. x is 'don't care', but it is recommended to be hard-wired to V_{CC} or GND.
- 2. See Table 4-2 for V_{HV} value.
- 3. Due to the requirement for the A0 pin to be driven to V_{HV}, the RSWP set and RSWP clear commands are fully supported in a single DIMM (isolated DIMM) end application or a single DIMM programming station only.

Figure 7-5. Set RSWP and Clear RSWP



Notes:

- 1. M is the memory quadrant identifier.
- 2. x is 'don't care'.

7.5.2 Clear RSWP

Similar to the Set RSWP command, the reversible write protection on all quadrants can be reversed or unprotected by transmitting the Clear RSWP command. The Clear RSWP sequence requires the master to send a Start condition followed by sending a device address byte of '01100110' (66h) with the R/W bit set to '0'.

The AT34C04 should respond with an ACK. The master transmits a word address byte and data bytes with 'don't care' values. The AT34C04 will respond with either an ACK or NACK to both the word address and data word. In conjunction with sending the protocol, the A0 pin must be connected to V_{HV} for the duration of the Clear RSWP command (see Figure 7-5). To end the Clear RSWP sequence, the master sends a Stop condition.

Note: The write protection of individual quadrants cannot be reversed separately, and executing the Clear RSWP command will clear the write protection on all four quadrants leaving all quadrants with no software write protection.

7.5.3 Read RSWP

The Read RSWP command allows the ability to check a quadrant's write protection status. To find out if the software write protection has been set to a specific quadrant, the same procedure that was used to set the quadrant's write protection can be utilized except that the R/\overline{W} select bit is set to '1', and the A0 pin is not required to have V_{HV} (see Table 7-5).

The Read RSWP sequence requires sending a device address byte of '0110MM1' (where the 'M' represents the memory quadrant identifier for the quadrant to be read) with the R/W bit set to '1' (see Figure 7-6).

If the RSWP has not been set, then the AT34C04 responds to the device address byte with an ACK. If the RSWP has been set, the AT34C04 responds with a NACK. In either case, both word address and data word bytes will not be acknowledged. The operation is completed by the master creating a Stop Condition. A summary of the response is shown in Table 7-4.

Table 7-4. Acknowledge When Reading Protection Status

Quadrant Status	Instruction Sent	Instruction Response	Word Address Sent	Word Address Response	Data Word Sent	Data Word Response
Write Protected	Read RSWP	NACK	Don't Care	NACK	Don't Care	NACK
Not Protected	Read RSWP	ACK	Don't Care	NACK	Don't Care	NACK


Table 7-5. Read RSWP

				Device Address Byte							
Function	Pin			Device Type Identifier				Memory Quadrant Identifier			R/W Select
	A2	A1	A0	B7 B6 B5 B4		В3	B2	B1	В0		
Read RSWP, Quadrant 0	х	х	0.	0, 1 or Van	0 1	1	0	0	0	1	1
Read RSWP, Quadrant 1	Х	Х						1	0	0	1
Read RSWP, Quadrant 2	Х	X	or V _{HV}					1	0	1	1
Read RSWP, Quadrant 3	Х	Х	THV					0	0	0	1

Note:

1. \times is 'don't care', but it is recommend to be hard-wired to V_{CC} or GND.

Figure 7-6. Read RSWP



Notes:

- 1. M is the memory quadrant identifier.
- 2. x is 'don't care'.

8. Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write Select bit in the device address byte must be a logic '1'. There are three read operations:

- · Current Address Read
- · Random Address Read
- · Sequential Read


Note: All Read operations should be preceded by the SPA and/or RPA commands to ensure the desired half of the memory is selected. For example, during a sequential read operation on the last byte in the first half of the memory (address FFh) with SPA= 0 (indicating first half is selected), the internal address counter will rollover to address 00h in the first half of memory as opposed to the first byte in the second half of the memory. For more information on the SPA and RPA commands, see Set Page Address and Read Page Address Commands.

8.1 Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the V_{CC} is maintained to the part. The address rollover during a read is from the last byte of the last page to the first byte of the first page of the memory.

A current address read operation will output data according to the location of the internal data word address counter. This is initiated with a Start condition, followed by a valid device address byte with the R/\overline{W} bit set to logic '1'. The device will ACK this sequence and the current address data word is serially clocked out on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol or it can send a Start condition to begin the next sequence.


Figure 8-1. Current Address Read



8.2 Random Read

A random read begins in the same way as a byte write operation does to load in a new data word address. This is known as a "dummy write" sequence; however, the data byte and the Stop condition of the byte write must be omitted to prevent the part from entering an internal write cycle. Once the device address and word address are clocked in and acknowledged by the EEPROM, the bus master must generate another Start condition. The bus master now initiates a current address read by sending a Start condition, followed by a valid device address byte with the R/W bit set to logic '1'. The EEPROM will ACK the device address and serially clock out the data word on the SDA line. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.


Figure 8-2. Random Read



8.3 Sequential Read

Sequential reads are initiated by either a current address read or a random read. After the bus master receives a data word, it responds with an Acknowledge. As long as the EEPROM receives an ACK, it will continue to increment the word address and serially clock out sequential data words. When the maximum memory address is reached, the data word address will rollover and the sequential read will continue from the beginning of the memory array. All types of read operations will be terminated if the bus master does not respond with an ACK (it NACKs) during the ninth clock cycle. After the NACK response, the master may send a Stop condition to complete the protocol or it can send a Start condition to begin the next sequence.


Figure 8-3. Sequential Read



9. Packaging Information

9.1 Package Marking Information






Note 1: designates pin 1

Note 2: Package drawings are not to scale

Catalog Nu	mber Trunca	ition					
AT34C04				Truncation Code ##: 44			
Date Codes	3				Voltages		
YY = Year		Y = Year		WW = Work Week of Assembly	% = Minimum Voltage		
16: 2016	20: 2020	6: 2016	0: 2020	02: Week 2	M: 1.7V min		
17: 2017	21: 2021	7: 2017	1: 2021	04: Week 4			
18: 2018	22: 2022	8: 2018	2: 2022				
19: 2019	23: 2023	9: 2019	3: 2023	52: Week 52			
Country of	Origin		Device	Grade	Atmel Truncation		
CO = Count	ry of Origin		5:	Industrial Grade	AT: Atmel ATM: Atmel ATML: Atmel		
Trace Code	ı				I		
NNN = Alph	anumeric Tra	ce Code (2 C	haracters f	or Small Packages)			

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	1	1.75	
Molded Package Thickness	A2	1.25	1	-	
Standoff §	A1	0.10	1	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	1	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	1	8°	
Lead Thickness	С	0.17	1	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	Dimension Limits		NOM	MAX	
Number of Pins	N	N 8			
Pitch	е	0.65 BSC			
Overall Height	Α	1.20			
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	Е	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	_	0.30	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21355-Q4B Rev B Sheet 1 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Number of Terminals	N	8			
Pitch	е	0.50 BSC			
Overall Height	Α	0.50 0.55 0.60			
Standoff	A1	0.00 0.02 0.05			
Terminal Thickness	A3	0.152 REF			
Overall Length	D	2.00 BSC			
Exposed Pad Length	D2	1.40 1.50 1.60		1.60	
Overall Width	Е	3.00 BSC			
Exposed Pad Width	E2	1.20 1.30 1.40		1.40	
Terminal Width	b	0.18 0.25 0.30		0.30	
Terminal Length	Ĺ	0.35 0.40 0.45			
Terminal-to-Exposed-Pad	K	0.20			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev B Sheet 2 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	X2	1.60		1.60
Optional Center Pad Length	Y2	1.40		1.40
Contact Pad Spacing C			2.90	
Contact Pad Width (X8) X1				0.30
Contact Pad Length (X8)	Y1	0.8		0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter V			0.30	
Thermal Via Pitch EV			1.00	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23355-Q4B Rev B

10. Revision History

Revision A (September 2020)

Updated to Microchip template. Microchip DS20006416 replaces Atmel document 8827. Updated Part Marking Information. Updated the "Software Reset" section. Added ESD rating. Removed lead finish designation. Updated trace code format in package markings. Updated "Block Diagram" figure. Updated formatting to current template. Updated the SOIC, TSSOP and UDFN package drawings to Microchip format.

Atmel Document 8827 Revision G (January 2017)

Added AT34C04-MA5MNK-T Part Number. Correct Set Page Address figure and section. Changed Ordering Code Detail and Ordering Information sections

Atmel Document 8827 Revision F (October 2015)

Correct Set Page Address figure and section.

Atmel Document 8827 Revision E (January 2015)

Add the UDFN extended quantity product offering. Update 8X and 8MA2 package outline drawings and the ordering information section.

Atmel Document 8827 Revision D (September 2013)

Remove Preliminary data sheet status.

Atmel Document 8827 Revision C (July 2013)

Remove part number, AT34C04-MA5M-B. Update electrical specifications. Update footers and disclaimer page.

Atmel Document 8827 Revision B (December 2012)

Increase V_{POR} maximum from 1.5V to 1.6V. Decrease t_l 100 kHz maximum from 100 ns to 50 ns. Minor changes to DC and AC characteristic tables. Update data sheet status from advance to preliminary.

Atmel Document 8827 Revision A (September 2012)

Initial release of this document.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's quides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- **Technical Support**


Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

DS20006416A-page 35

Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Examples

Device	Package	Package Drawing Code	Package Option	Shipping Carrier Option	Device Grade
AT34C04-SS5M-B	SOIC	SN	SS	Bulk (Tubes)	
AT34C04-SS5M-T	SOIC	SN	SS	Tape and Reel	
AT34C04-X5M-B	TSSOP	ST	X	Bulk (Tubes)	Industrial
AT34C04-X5M-T	TSSOP	ST	X	Tape and Reel	Temperature
AT34C04-MA5M-T	UDFN	Q4B	MA	Tape and Reel	(-20°C to +125°C)
AT34C04-MA5M-E	UDFN	Q4B	MA	Extended Qty. Tape and Reel	
AT34C04-MA5MNK-T	UDFN	Q4B	MA	Tape and Reel	

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features
 of the Microchip devices. We believe that these methods require using the Microchip products in a manner
 outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code
 protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6718-2

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
	China - Shenzhen		Israel - Ra'anana
Addison, TX Tel: 972-818-7423	Tel: 86-755-8864-2200	Taiwan - Kaohsiung Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit Novi MI	Tel: 86-186-6233-1526 China - Wuhan	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI		Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
Fax: 905-695-2078			