

MIC24046

Pin-Programmable, 19V Input, 5A Step-Down Converter

Features

- 4.5V to 19V Input Voltage Range
- 2.5V to 19V Power Stage Input Voltage Range with VDDA Externally Applied
- 5A (Maximum) Output Current
- High Efficiency (>90%)
- · Pin-Selectable Output Voltages:
- 0.7V, 0.8V, 0.9V, 1.0V, 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V
- ±1% Output Voltage Accuracy
- Supports Safe Start-Up with Pre-Biased Output
- Pin-Selectable Current Limit and Switching Frequency
- Internal Soft-Start and Thermal Shutdown Protection
- Hiccup-Mode Short-Circuit Protection
- Available in a 20-lead 3 mm × 3 mm VQFN Package
- –40°C to +125°C Junction Temperature Range

Applications

- Servers, Data Storage, Routers, and Base Stations
- · FPGAs, DSP, and Low-Voltage ASIC Power

General Description

The MIC24046 is a pin-programmable, high-efficiency, wide input range, 5A synchronous step-down regulator. The MIC24046 is perfectly suited for multiple-voltage rail application environments typically found in computing and telecommunication systems.

It can be programmed by pin strapping various parameters, such as output voltage, switching frequency, and current-limit values. The pin-selectable switching frequency, valley-current mode control technique, high-performance error amplifier, and external compensation allow for the best trade-offs between high efficiency and the smallest possible solution size.

The MIC24046 is available in a thermally efficient, space-saving, 20-lead 3 mm × 3 mm VQFN package with an operating junction temperature range of -40° C to $+125^{\circ}$ C.



Package Type

Typical Application Circuit



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{VIN} , V _{VINLDO} to AGND	0.3V to +20V
V _{VDDP} , V _{VDDA} to AGND	-0.3V to +6V
V _{VINLDO} to V _{VDDA}	-0.3V to +20V
V _{VDDP} to V _{VDDA}	-0.3V to +0.3V
V _{VOSETx} , V _{FREQ} , V _{ILIM} , to AGND	
V_{BST} to V_{LX}	−0.3V to +6V
V _{BST} to AGND	0.3V to +26V
V _{EN/DLY} to AGND	–0.3V to V _{VDDA} + 0.3V, +6V
V _{PG} to AGND	-0.3V to +6V
V _{COMP} , V _{OUTSNS} to AGND	-0.3V to V _{VDDA} + 0.3V, +6V
AGND to PGND	-0.3V to +0.3V
ESD Rating (Note 1)	
HBM	
MM	150V

Operating Ratings ‡

Supply Voltage (V _{VINLDO})	4.5V to 19V
Power Stage Supply Voltage (V _{VIN}) (Note 2)	2.5V to 19V
Externally Applied Analog and Drivers Supply Voltage (V _{VINLDO} = V _{VDDA} = V _{VDDP})	4.5V to 5.5V
Enable Voltage (V _{EN/DLY})	0V to V _{VDDA}
Power-Good (PG) Pull-up Voltage (V _{PU PG})	0V to 5.5V
Output Current	5A

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

‡ Notice: The device is not guaranteed to function outside its operating ratings.

- Note 1: Devices are ESD sensitive. Handling precautions are recommended. Human body model, 1.5 k Ω in series with 100 pF.
 - 2: When VDDA is externally supplied.

ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = +25^{\circ}\text{C}$. **Bold** values valid for $-40^{\circ}\text{C} \le T_J \le +125^{\circ}\text{C}$. (Note 1)

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions		
V _{IN} Supply								
	V _{INLDO}	4.5	—	19	V	—		
Input Range	V _{IN}	2.5	_	19	V	VDDA = V _{INLDO} = 5V, externally applied		
	I _{VINQ}		0.2	2	μA	EN/DLY = 0V		
Disable Current		_	35	42	μA	$EN/DLY = 0V, T_A = T_J = 25^{\circ}C$		
	VINLDOQ	_	—	56	μA	$EN/DLY = 0V, -40^{\circ}C \le T_{J} \le +125^{\circ}C$		
	I _{VINOp}		0.45	0.75	mA	EN/DLY > 1.28V, $V_{OUTSNS} = 1.15 \times V_{OUT(NOM)}$, no switching, $T_A = T_J = 25^{\circ}C$		
	I _{VINLDOOp}	_	5.6	7	mA	EN/DLY > 1.28V, $V_{OUTSNS} = 1.15 \times V_{OUT(NOM)}$, no switching, $T_A = T_J = 25^{\circ}C$		
VDDA 5V Supply								
Operating Voltage		4.8	5.1	5.4	V	EN/DLY > 0.58V, I _(VDDA) = 0 mA to 10 mA		
Dropout Operation	VUUA	3.6	3.75	_	V	V _{INLDO} = 4.5V, EN/DLY > 0.58V, I _(VDDA) = 10 mA		
VDDA Undervoltage Lo	ckout							
VDDA UVLO Rising	UVLO_R	3.1	3.5	3.9	V	VDDA Rising, EN/DLY > 1.28V		
VDDA UVLO Falling	UVLO_F	2.87	3.2	3.45	V	VDDA Falling, EN/DLY > 1.28V		
VDDA UVLO Hysteresis	UVLO_H		300	—	mV	—		
EN/DLY Control			1					
LDO Enable Threshold	EN_LDO_R	—	507	580	mV	Turns On VDDA LDO		
LDO Disable Threshold	EN_LDO_F	460	491	—	mV	Turns Off VDDA LDO		
LDO Threshold Hyster- esis	EN_LDO_H	_	16	_	mV	_		
EN/DLY Rising Thresh- old	EN_R	1.14	1.21	1.28	V	Initiates power-stage operation		
EN/DLY Falling Thresh- old	EN_F	_	1.06	_	V	Stops power-stage operation		
EN/DLY Hysteresis	EN_H	_	150		mV	—		
EN/DLY Pull-up Current	EN_I	1	2	3	μA	$T_A = T_J = 25^{\circ}C$		
Switching Frequency			1	1				
Programmable Frequency (High Z)	f _{sz}	360	400	440	kHz	FREQ = High Z (open)		
Programmable Frequency 0	f _{s0}	500	565	630	kHz	FREQ = Low (GND)		
Programmable Frequency 1	f _{s1}	700	790	880	kHz	FREQ = High (VDDA)		

Note 1: Specification for packaged product only.

2: When VIN=2.5V to 4.5V, VDDA=VINLDO=5V needs to be applied.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = +25^{\circ}\text{C}$. **Bold** values valid for $-40^{\circ}\text{C} \le T_J \le +125^{\circ}\text{C}$. (Note 1)

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	
Overcurrent Protection							
HS Current Limit 0	I _{LIM_HS0}	6.0	7.1	8.1	Α	I _{LIM} = Low (GND)	
HS Current Limit 1	I _{LIM_HS1}	8.1	9.3	10.3	А	I _{LIM} = High (VDDA)	
HS Current Limit Z	I _{LIM_HSZ}	9.3	10.5	11.9	А	I _{LIM} = High Z (Open)	
Top FET Current-Limit Leading Edge-Blanking Time	LEB	_	108	_	ns	_	
LS Current Limit 0	I _{LIM_LS0}	3.0	4.6	6.3	А	I _{LIM} = Low (GND)	
LS Current Limit 1	I _{LIM_LS1}	4.0	6.2	7.9	А	I _{LIM} = High (VDDA)	
LS Current Limit Z	I _{LIM_LSZ}	5.0	6.8	8.6	А	I _{LIM} = High Z (Open)	
OC Events Count for Hiccup	IN _{HICC_DE}	_	15	_	Clock Cycles	Number of subsequent cycles in current limit before entering hiccup overload protection.	
Hiccup Wait Time	^t HICC_WAIT	_	3 × Soft-Start Time	_	_	Duration of the High-Z state on LX before new soft-start.	
Power Switches							
Bottom FET ON resis- tance	R _{BOTTOM}	_	16	21	mΩ	$V_{IN} = V_{INLDO} = VDDP = VDDA =$ 5V, $V_{BST} - V_{LX} = 5V$, $T_A = T_J =$ 25°C	
Top FET ON resistance	R _{TOP}	_	38	50	mΩ	$V_{IN} = V_{INLDO} = VDDP = VDDA =$ 5V, $V_{BST} - V_{LX} = 5V$, $T_A = T_J =$ 25°C	
Pulse-Width Modulation	n (PWM)				•		
Minimum LX ON Time	t _{ON(MIN)}	_	26	_	ns	$T_A = T_J = 25^{\circ}C$	
Minimum LX OFF time	t _{OFF(MIN)}	90	135	190	ns		
Minimum Duty Cycle	D _{MIN}	—	0	—	%	V _{OUTSNS} > 1.1 × V _{OUT(NOM)}	
g _m Error Amplifier							
Error-Amplifier Transconductance	gm _{EA}	—	1.5	—	mmho	_	
Error-Amplifier DC Gain	A _{EA}		50000		V/V		
Error-Amplifier Source/Sink Current	I _{SR_SNK}	-400	_	+400	μA	_	
COMP Output Swing High	COMP_H	—	2.4	—	V		
COMP Output Swing Low	COMP_L	—	0.8	—	V	_	
COMP-to-Inductor Cur- rent Transconductance	gm _{PS}	_	12.5	_	A/V	V _{OUT} = 1.2V, I _{OUT} = 4A	

Note 1: Specification for packaged product only.

2: When VIN=2.5V to 4.5V, VDDA=VINLDO=5V needs to be applied.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = +25^{\circ}\text{C}$. **Bold** values valid for $-40^{\circ}\text{C} \le T_J \le +125^{\circ}\text{C}$. (Note 1)

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions		
Output Voltage DC Accuracy								
Output Voltage Accu- racy for Ranges 1 and 2	OutErr12	-1	_	1	%	$2.5V \le V_{IN} \le 19V$, $V_{OUT} = 0.7V$ to $1.8V$, $T_A = T_J = -40^{\circ}C$ to $125^{\circ}C$, $I_{OUT} = 0A$ (Note 2)		
Output Voltage Accu- racy for Range 3	OutErr3	-1.5	_	1.5	%	$4.75V \le V_{IN} \le 19V$, $V_{OUT} = 2.49V$ to 3.3V, $T_A = T_J = -40^{\circ}C$ to $125^{\circ}C$, $I_{OUT} = 0A$		
Load Regulation	LoadReg	_	0.25	_	%	I _{OUT} = 0A to 5A		
Line Regulation	LineReg	—	0.1	—	%	6V< V _{IN} < 19V, I _{OUT} = 2A		
Internal Soft-Start								
Reference Soft-Start Slew Rate 0	SS_SR	—	0.45	—	V/ms	V _{OUT} = 0.7V, 0.8V, 0.9V, 1.0V, 1.2V		
Power Good (PG)								
PG Low Voltage	PG_V _{OL}	—	0.18	0.4	V	I _(PG) = 4 mA		
PG Leakage Current	PG_I _{LEAK}	-1	0.02	1	μA	V _{PG} = 5V		
PG Rise Threshold	PG_R	90	92.5	95	%	V _{OUT} Rising		
PG Fall Threshold	PG_F	87.5	90	92.5	%	V _{OUT} Falling		
PG Rise Delay	PG_R_DLY	_	0.45	—	ms	V _{OUT} Rising		
PG Fall Delay	PG_F_DLY	_	70	—	μs	V _{OUT} Falling		
Thermal Shutdown								
Thermal Shutdown	T _{SHDN}	—	160	—	°C	—		
Thermal-Shutdown Hysteresis	T _{SHDN_HYST}	—	25	_	°C	_		
Efficiency								
Efficiency	η	—	82.3	_	%	V_{IN} = 12V, V_{OUT} = 0.9V, I_{OUT} = 2A, f_{S} = f_{SZ} = 400 kHz, L = 1.2 µH, T_{A} = 25°C		

Note 1: Specification for packaged product only.

2: When VIN=2.5V to 4.5V, VDDA=VINLDO=5V needs to be applied.

TEMPERATURE SPECIFICATIONS

Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges						
Τ _J	-40	_	+125	°C	—	
T _A	-65	_	+150	°C	—	
—	—	260	—	°C	Soldering, 10 seconds	
Junction to Ambient Thermal Resistances (Note 1)						
θ_{JA}	—	29	—	°C/W	—	
	Sym. T _J T _A — nces (Not θ _{JA}	Sym. Min. T _J -40 T _A -65 — — nces (Note 1) θ _{JA}	Sym. Min. Typ. T_J -40 T_A -65 260 nces (Note 1) θ_{JA} 29	Sym. Min. Typ. Max. T_J -40 +125 T_A -65 +150 260 nces (Note 1) 29	Sym. Min. Typ. Max. Units T_J -40 +125 °C T_A -65 +150 °C 260 °C nces (Note 1) 9JA 29 °C/W	

Note 1: θ_{JA} is measured on the MIC24046 evaluation board.

2.0 TYPICAL CHARACTERISTICS

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise noted, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = 25^{\circ}\text{C}$.



18

20

18

20

Note: Unless otherwise noted, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = 25^{\circ}\text{C}$.



Output Current.



Temperature.



Temperature.



FIGURE 2-10: Efficiency $(V_{IN} = 12)$ Output Current.



FIGURE 2-11: EA Output Current vs. Temperature.



FIGURE 2-12: Output Voltage (V_{OUT}= 0.9V) vs. Output Current.

Note: Unless otherwise noted, V_{IN} = V_{INLDO} = 12V; C_{VDDA} = 2.2 µF, C_{VDDP} = 2.2 µF, T_A = 25°C.







FIGURE 2-14: Output Voltage (V_{OUT}= 1.2V) vs. Output Current.



1.5V) vs. Output Current.



FIGURE 2-16: Output Voltage (V_{OUT}= 1.8V) vs. Output Current.



FIGURE 2-17: Output Voltage (V_{OUT}= 2.5V) vs. Output Current.



FIGURE 2-18: Output Voltage (V_{OUT}= 3.3V) vs. Output Current.

Note: Unless otherwise noted, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = 25^{\circ}\text{C}$.













FIGURE 2-23: Enable Start-Up with Pre-Biased Output.



Note: Unless otherwise noted, $V_{IN} = V_{INLDO} = 12V$; $C_{VDDA} = 2.2 \ \mu\text{F}$, $C_{VDDP} = 2.2 \ \mu\text{F}$, $T_A = 25^{\circ}\text{C}$.



FIGURE 2-27: Hiccup Mode Short Circuit and Output Recovery.









Output Current Limit (I_{I IM} = 0V).



FIGURE 2-30: Thermal Shutdown and Thermal Recovery.





3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1:	PIN FUNCTION TABLE
------------	---------------------------

Pin Number	Pin Name	Description
1, 2	VIN	Input Voltage for the Buck Converter Power Stage: These pins are the drain terminal of the internal high-side N-channel MOSFET. A 10 μ F minimum ceramic capacitor should be connected from VIN to PGND as close as possible to the device. A combination of multiple ceramic capacitors of different sizes is recommended.
3, 4, 13	PGND	Low-Side MOSFET Source Terminal and Low-Side Driver Return: Connect the ceramic input capacitors to PGND as close as possible to the device.
5, 6	LX	Switch Node: Drain (low-side MOSFET) and source (high-side MOSFET) connection of the internal power N-channel FETs. The external inductor (switched side) and boot-strap capacitor (bottom terminal) must be connected to these pins.
7	BST	Bootstrap: Supply voltage for the driver of the high-side N-channel power MOSFET. Connect the bootstrap capacitor (top terminal) to this pin.
8	PG	Power Good (Output): When the output voltage is within 92.5% of the nominal set point, this pin will go from logic low to logic high through an external pull-up resistor. This pin is the drain connection of an internal N-channel FET.
9	VOSET0	Three-state Pin (Low, High, and High-Z) for Output Voltage Programming: Together with VOSET1, VOSET0 defines nine logic values corresponding to nine output voltage selections.
10	VOSET1	Three-State Pin (Low, High, and High-Z) for Output Voltage Programming: Together with VOSET0, VOSET1 defines nine logic values corresponding to nine output voltage selections.
11	ILIM	Three-State (Low, High, and High-Z) Current-Limit Selection Pin.
12	FREQ	Three-State (Low, High, and High-Z) Switching Frequency Selection Pin.
14	AGND	Analog Ground: Quiet ground for the analog circuitry of the internal regulator and return terminal for the external compensation network.
15	COMP	Transconductance Error Amplifier Output: Connect a compensation network from this pin to AGND.
16	OUTSNS	Output Sensing: Connect this pin directly to the buck converter output voltage. This pin is the top side terminal of the internal feedback divider.
17	EN/DLY	Precision Enable/Turn-On Delay Input. The EN/DLY pin is first compared against a 507 mV threshold to turn-on the on-board LDO regulator. The EN/DLY pin is then compared against a 1.21V (typical) threshold to initiate output power delivery. A 150 mV typical hysteresis prevents chattering when power delivery is started. A 2 μ A (typical) current source pulls up the EN/DLY pin. Turn-on delay can be achieved by connecting a capacitor from EN/DLY to ground, while using an open-drain output to drive the EN/DLY pin.
18	VDDA	Output of the internal linear regulator and internal supply for analog control. A 1μ F minimum ceramic capacitor should be connected from this pin to AGND; 2.2 μ F nominal value recommended.
19	VDDP	Internal Supply Rail for the MOSFET Drivers (fed by the VDDA pin): An internal resistor (10 Ω) between pins VDDP and VDDA is provided in the regulator in order to implement an RC filter for switching noise suppression. A 1 μ F minimum ceramic capacitor should be connected from this pin to PGND; 2.2 μ F nominal value recommended.
20	VINLDO	Input of the Internal Linear Regulator: This pin is typically connected to the input voltage of the buck converter stage (VIN). If VINLDO and VIN are connected to different voltage rails, individually bypass VINLDO to ground with a 100 nF ceramic capacitor.

Pin Number	Pin Name	Description
PGND_EP	PGND	PGND Exposed Pad: Electrically connected to PGND pins. Connect with thermal vias to the ground plane to ensure adequate heat-sinking.
VIN_EP	VIN	VIN Exposed Pad: Electrically connected to VIN pins. If an input power distribution plane is available, connect with thermal vias to that plane to improve heat-sinking.
LX_EP	LX	LX Exposed Pad: Electrically connected to LX pins.

TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)

4.0 FUNCTIONAL DESCRIPTION

The MIC24046 is a pin-programmable, 5A valley current-mode controlled regulator featuring an input voltage range from 4.5V to 19V.

The MIC24046 requires a minimal amount of external components. Only the inductor, supply decoupling capacitors, and compensation network are external. The flexibility in the external compensation design allows the user to optimize their design across the entire input voltage and selectable output voltages range.

4.1 Theory of Operation

Valley-current-mode control is a fixed-frequency, leading-edge modulated PWM current-mode control. Differing from the peak-current-mode, the valley-current-mode clock marks the turn-off of the high-side switch. Upon this instant, the MIC24046 low-side switch current level is compared against the reference current signal from the error amplifier. When the falling low-side switch current signal drops below the current reference signal, the high side switch is turned on. As a result, the inductor valley current is regulated to a level dictated by the output of the error amplifier.

As shown in the Compensation Design section, the feedback loop includes an internal programmable reference (REF_{DAC}) and output voltage sensing attenuator (R2/R1), which removes the need for external feedback components and improves regulation accuracy. Output voltage feedback is achieved by connecting OUTSNS directly to the output. high-performance transconductance The error amplifier drives an external compensation network at the COMP pin. The COMP pin voltage represents the reference current signal. The COMP pin voltage is fed to the valley-current-mode modulator, which also adds slope compensation to guarantee current-loop stability. Valley-current-mode control requires slope compensation at duty cycles less than 50% for current-loop stability. The slope compensation circuit is internal, and it is automatically adapted in amplitude depending upon the frequency, output voltage range, and voltage differential ($V_{IN} - V_{OUTSNS}$). The internal low-R_{DS(ON)} power MOSFETs, associated adaptive gate driver, and internal bootstrap diode complete the power train.

Overcurrent protection and thermal shutdown protect the MIC24046 from faults or abnormal operating conditions.

4.2 Internal LDO, Supply Rails (VIN, VINLDO, VDDA, VDDP)

VIN represents the power train input. These pins are the drain connection of the internal high-side MOSFET and should be bypassed to GND with an X5R or X7R 10 μ F (minimum) ceramic capacitor, placed as close as possible to the IC. A combination of ceramic capacitors of different sizes is recommended.

An internal LDO (input = VINLDO) provides a clean voltage supply (5.1V, typical) for the analog circuits at pin VDDA. The internal LDO is typically powered from the same power rail feed as VIN; however, VINLDO can also be higher or lower than VIN, and can be connected to any other voltage within its recommended limits. VINLDO and VDDA should be locally bypassed (see the Pin Description section). A small series resistor (typically 2Ω - 10Ω) can be used in combination with the VINLDO bypass capacitor to implement a RC filter for suppression of large high-frequency switching noise.

The internal LDO is enabled when the voltage at the EN/DLY pin exceeds about 0.51V, and regulation takes place as soon as enough voltage has established between the VINLDO and VDDA pins. If an external $5V\pm10\%$ is available, it is possible to bypass the internal LDO by connecting VINLDO, VDDA and VDDP together at the external 5V rail, thus improving overall efficiency. An internal undervoltage lock-out circuit (UVLO) monitors the level of VDDA.

VDDP is the power supply rail for the gate drivers and bootstrap circuit. This pin is subject to high-current spike with high-frequency content. To prevent these from polluting the analog VDDA supply, a separate capacitor is needed for VDDP pin bypassing.

An internal 10Ω resistor is provided between VDDA and VDDP allowing a switching noise attenuation RC filter with the minimum amount of external components to be implemented. It is possible—although typically not necessary—to lower the RC time constant by connecting an external resistor between VDDA and VDDP.

4.3 Pin-strapping Programmability (VOSET0, VOSET1, FREQ, ILIM)

The MIC24046 uses pin-strapping to set the output voltage (pins VOSET0, VOSET1), switching frequency (pin FREQ), and current limit (pin ILIM). No external passives are needed, such that external component count is minimized. Each pin is a three-state input (connect to GND for LOW logic level, connect to VDDA for HIGH logic level or leave unconnected for high-Z). The logic level of the pins is read and frozen in the internal configuration logic immediately after the VDDA rail has come up and stabilized. After this instant, any change of the input logic level on the pins will have no effect until the VDDA power is cycled again. The values corresponding to each particular pin-strapping configuration are detailed in the Application Information section.

4.4 Enable/Delay (EN/DLY)

EN/DLY is a dual-threshold pin that turns the internal LDO on and off, and starts/stops the power delivery to the output. This is shown in Figure 4-1:



The threshold for power delivery (EN_R) is a precise $1.21V \pm 70$ mV. A 150 mV typical hysteresis prevents chattering due to switching noise and/or slow edges.

A 2 μ A typical pull-up current with ±1 μ A accuracy permits the implementation of a start-up delay by means of an external capacitor. In this case, it is necessary to use an open-drain driver to disable the MIC24046 while maintaining the start-up delay function.

4.5 Power-Good (PG)

PG is an open-drain output that requires an external pull-up resistor to a pull-up voltage (V_{PU_PG}) less than 5.5V for being asserted to a logic HIGH level. PG is asserted with a typical delay of 0.45 ms when the output voltage (OUTSNS) reaches 92.5% of its target regulation voltage. PG is de-asserted with a typical delay of 70 µs when the output voltage falls below 90% of its target regulation voltage. The PG falling delay acts as a de-glitch timer against very short spikes. The PG output is always immediately de-asserted when the EN/DLY pin is below the power delivery enable threshold (EN_R/EN_F). The pull-up resistor should be large enough to limit the PG pin current to below 2 mA.

4.6 Inductor (LX) and Bootstrap (BST)

The external inductor is connected to LX. The high-side MOSFET driver circuit is powered between BST and LX by means of an external capacitor (typically 100 nF) that is replenished from rail VDDP during the low-side MOSFET ON-time. The bootstrap diode is internal.

4.7 Output Sensing (OUTSNS) and Compensation (COMP)

OUTSNS should be connected exactly to the desired point-of-load regulation avoiding parasitic resistive drops. The impedance seen into OUTSNS is high (tens of $k\Omega$ or more, depending on the selected output voltage value), therefore its loading effect is typically negligible. OUTSNS is also used by the slope compensation generator.

COMP is the connection for the external compensation network. COMP is driven by the output of the transconductance error amplifier. Care must be taken to return the compensation network ground directly to AGND.

4.8 Soft-Start

The MIC24046 internal reference is ramped up at a 0.45V/ms rate. Note that this is the internal reference soft-start slew rate and that the actual slew rate seen at the output should take into account the internal divider attenuation as detailed in the Application Information section.

4.9 Switching Frequency (FREQ)

The MIC24046 features three different selectable switching frequencies: 400 kHz, 565 kHz, and 790 kHz.

4.10 Pre-Biased Output Start-Up

The MIC24046 is designed to achieve safe start-up into a pre-biased output without discharging the output capacitors.

4.11 Thermal Shutdown

The MIC24046 has thermal-shutdown protection that prevents operation at excessive temperature. The thermal-shutdown threshold is typically set at 160°C with a hysteresis of 25°C.

4.12 Overcurrent Protection (I_{LIM}) and Hiccup Mode Short-Circuit Protection

The MIC24046 features instantaneous cycle-by-cycle current limit with current sensing on both low-side and high-side switches. It also offers a hiccup mode for prolonged overloads or short-circuit conditions.

Low-side cycle-by-cycle protection detects the current level of the inductor current during the low-side MOSFET ON time. The high-side MOSFET turn-on is inhibited as long as the low-side MOSFET current limit is above the current-limit threshold level. The inductor current will continue decaying until the current falls below the threshold, where the high-side MOSFET will be enabled again according to the duty cycle requirement from the PWM modulator. The mechanism is illustrated in Figure 4-2.



FIGURE 4-2: Low-Side Cycle-by-Cycle Current-Limit Action.

The low-side current limit has three different programmable levels (for 3A, 4A, and 5A loads), in order to fit different application requirements. Since the low-side current limit acts on the valley current, the DC output current level (I_{OUT}) where the low-side cycle-by-cycle current limit is engaged will be higher than the current limit value by an amount equal to $\Delta IL_{PP}/2$, where ΔIL_{PP} is the peak-to-peak inductor ripple current.

The high-side current limit is approximately 1.4 to 1.5 times greater than the low-side current limit (typical values). The high-side cycle-by-cycle current limit immediately truncates the high-side ON time without waiting for the OFF clocking event.

A leading edge blanking (LEB) timer (108 ns, typical) is provided on the high-side cycle-by-cycle current limit to mask the switching noise and to prevent falsely triggering the protection. High-side cycle-by-cycle current limit action cannot take place before the LEB timer expires.

Hiccup mode protection reduces power dissipation in permanent short-circuit conditions. On each clock cycle where a low-side cycle-by-cycle current-limit event is detected, a 4-bit up/down counter is incremented.

On each clock cycle, without a concurrent low-side current limit event, the counter is decremented or left at zero. The counter cannot wrap-around below 0000 and above 1111. High-side current limit events do not increment the counter. Only detections from low-side current limit events trigger the counter.

If the counter reaches 1111 (or 15 events), the highand low-side MOSFETs become tri-stated, and power delivery to the output is inhibited for the duration of three times the soft-start time. This digital integration mechanism provides immunity to momentary overloading of the output. After the wait time, the MIC24046 retries entering operation and initiates a new soft-start sequence.

Figure 4-3 illustrates the hiccup mode short-circuit protection logic flow. Note that hiccup mode short-circuit protection is active at all times, including the soft-start ramp.



5.0 APPLICATION INFORMATION

5.1 Programming Start-Up Delay and External UVLO

The EN/DLY pin allows programming of an external start-up delay. In this case, the driver for the EN/DLY pin should be an open-drain/open-collector type as shown in Figure 5-1:



FIGURE 5-1: Programmable Start-up Delay Function.

The start-up delay is the delay time from the OFF falling edge to the assertion of the enable power delivery signal and can be calculated as shown in Equation 5-1:

EQUATION 5-1:

$$t_{SU_DLY} = \frac{EN_R \times C_{DLY}}{EN_I}$$

Where:

 $EN_R = 1.21V$ $EN_I = 2 \ \mu A$ $C_{DLY} = Delay programming external capacitor$

The EN/DLY pin can also be used to program an UVLO threshold for power delivery by means of an external resistor divider, as described in the following Figure 5-2.



FIGURE 5-2: Programmable External UVLO Function.

The programmed V_{IN} UVLO threshold $V_{\text{IN}_\text{RISE}}$ is given by:

EQUATION 5-2:

$$V_{IN_RISE} = EN_R \times \left(1 + \frac{R2}{R1}\right) - EN_I \times R2$$

Where: EN_R = 1.21V EN_I = 2 μA R1 and R2 are external resistors.

To desensitize the V_{IN} UVLO threshold against variations of the pull-up current EN_I, it is recommended to run the R1 – R2 voltage divider at a significantly higher current level than the EN_I current.

The corresponding V_{IN} UVLO hysteresis V_{IN_HYS} is calculated as follows:

EQUATION 5-3:

$$V_{IN_HYS} = 150 mV \times \left(1 + \frac{R2}{R1}\right)$$

Similar calculations also apply to the internal LDO activation threshold.

5.2 Setting the Switching Frequency

The MIC24046 switching frequency can be programmed using the FREQ pin as shown in Table 5-1:

TABLE 5-1: SWITCHING FREQUENCY SETTINGS

FREQ	Frequency
Hi-Z (Open)	400 kHz
0 (GND)	565 kHz
1 (VDDA)	790 kHz

5.3 Setting the Output Voltage

The MIC24046 output voltage can be programmed by setting pins VOSET0 and VOSET1, as shown in Table 5-2.

	SETTINGS	
VOSET1	VOSET0	Output Voltage
0 (GND)	0 (GND)	3.3V
0 (GND)	1 (VDDA)	2.5V (2.49V)
1 (VDDA)	0 (GND)	1.8V
1 (VDDA)	1 (VDDA)	1.5V
0 (GND)	Hi-Z (Open)	1.2V
Hi-Z (Open)	0 (GND)	1.0V
1 (VDDA)	Hi-Z (Open)	0.9V
Hi-Z (Open)	1 (VDDA)	0.8V
Hi-Z (Open)	Hi-Z (Open)	0.7V

TABLE 5-2:OUTPUT VOLTAGESETTINGS

To achieve accurate output voltage regulation, the OUTSNS pin (internal feedback divider top terminal) should be Kelvin-connected as close as possible to the point-of-regulation top terminal. Since both the internal reference and the internal feedback divider's bottom terminal refer to AGND, it is important to minimize voltage drops between the AGND and the point-of-regulation return terminal.

5.4 Setting the Current Limit

The MIC24046 valley-mode current limit on the low-side MOSFET can be programmed by means of ILIM pin as shown in Table 5-3.

TABLE 5-3: CURRENT-LIMIT SETTING

ILIM	Low-Side Valley Current Limit (Typical Value)	Rated Output Current
0 (GND)	4.6 A	3A
1 (VDDA)	6.2 A	4A
Hi-Z (Open)	6.8 A	5A

Note that the programmed current-limit values act as pulse-by-pulse current-limit thresholds on the valley inductor current. If the inductor current has not decayed below the threshold at the time the PWM requires a new ON time, the high-side MOSFET turn-on is either delayed until the valley current recovers below the threshold or skipped. Each time the high-side MOSFET turn-on is skipped, a 4-bit up-down counter is incremented. When the counter reaches the configuration 1111, a hiccup sequence is invoked in order to reduce power dissipation under prolonged short-circuit conditions.

The highest current-limit setting (6.8A) is intended to comfortably accommodate a 5A application.

Ensure the value of the operating junction temperature does not exceed the maximum rating in high output power applications.

5.5 Inductor Selection and Slope Compensation

When selecting an inductor, it is important to consider the following factors:

- Inductance
- · Rated current value
- Size requirements
- · DC resistance (DCR)
- Core losses

The inductance value is critical to the operation of MIC24046. Because the MIC24046 is a valley current-mode regulator, it needs a slope compensation for the stable current loop operation where duty cycles are below 50%. Slope compensation is internally programmed according to the frequency and output voltage selection, assuming there is a minimum inductance value for the given operating condition. Table 5-4 lists the assumed minimum inductor values recommended for stable current loop operation. Note that the minimum suggested inductance values should be met when taking into account inductor tolerance and its change with current level.

TABLE 5-4:RECOMMENDED
INDUCTANCE VALUES AT
 $V_{IN} = 12V$

V _{OUT} Selection	Frequency	Minimum Inductance		
0.7V, 0.8V, 0.9V, 1.0V, 1.2V	400 kHz	0.97		
	565 kHz	0.68		
	790 kHz	0.49		
	400 kHz	1.51		
1.5V, 1.8V	565 kHz	1.06		
	790 kHz	0.76		
	400 kHz	2.42		
2.49V, 3.3V	565 kHz	1.70		
	790 kHz	1.21		

The slope compensation is also internally adapted to the input-output voltage differential.

In practical implementations of valley-current-mode control, slope compensation is also added to any duty cycle larger than 50% as part of improving current loop stability and noise immunity for all input and output voltage ranges. Consequently, the MIC24046 adds internal slope compensation signal up to 60% duty cycle. Above this, no slope compensation is added. For this reason, the PWM modulator gain exhibits an abrupt change when the duty cycle exceeds 60%, possibly leading to some increase in jitter and noise susceptibility.

If operation around and above 60% duty cycle is considered, a more conservative design of the compensation loop might help in reducing jitter and noise sensitivity.

Inductor current ratings are generally stated as permissible DC current and saturation current. Permissible DC current can be rated for a 20°C to 40°C temperature rise. Saturation current can be rated for a 10% to 30% loss in inductance. Ensure that the nominal current of the application is well within the permissible DC current ratings of the inductor, depending on the allowed temperature rise. Note that the inductor permissible DC current rating typically does not include inductor core losses. These are very important contributors of total inductor core loss and temperature increase in high-frequency DC/DC converters because core losses increase rapidly with the excitation frequency.

When saturation current is specified, make sure that there are enough design margins so the peak current does not cause the inductor to enter deep saturation.

Pay attention to the inductor saturation characteristic in current limit. The inductor should not heavily saturate, even in current limit operation. If there is heavy saturation, the current may instantaneously run away and reach potentially destructive levels. Typically, ferrite-core inductors exhibit an abrupt saturation characteristic, while powdered-iron or composite inductors have a soft-saturation characteristic. Peak current can be calculated with Equation 5-4.

EQUATION 5-4:

$$I_{L, PEAK} = \left[I_O + V_O \left(\frac{1 - V_O / V_{IN}}{2 \times f \times L}\right)\right]$$

As shown in Equation 5-4, the peak inductor current is inversely proportional to the switching frequency and the inductance. The lower the switching frequency or inductance, the higher the peak current. As input voltage increases, the peak current also increases.

5.6 Output Capacitor Selection

Two main requirements determine the size and characteristics of the output capacitor:

- Steady-state ripple
- Maximum voltage deviation during load transient

For steady-state ripple calculation, the ESR and the capacitive ripple both contribute to the total ripple amplitude.

From the switching frequency, input voltage, output voltage setting, and load current, the peak-to-peak inductor current ripple and the peak inductor current can be calculated as:

EQUATION 5-5:

$$\Delta I_{L_PP} = V_O \left(\frac{1 - V_O / V_{IN}}{f_S \times L} \right)$$

EQUATION 5-6:

$$I_{L, PEAK} = I_O + \frac{\Delta I_{L_PP}}{2}$$

The capacitive ripple $\Delta V_{R,\,C}$ and the ESR ripple $\Delta V_{R,\,ESR}$ are given by:

EQUATION 5-7:

$$\Delta V_{R, C} = \frac{\Delta I_{L_PP}}{8 \times f_S \times C_O}$$

EQUATION 5-8:

$$\Delta V_{R,ESR} = ESR \times \Delta I_{L,PP}$$

The total peak-to-peak output ripple is then conservatively estimated as:

EQUATION 5-9:

$$\Delta V_R = \Delta V_{R, C} + \Delta V_{R, ESR}$$

The output capacitor value and ESR should be chosen so ΔV_R is within specifications. Capacitor tolerance should be considered for worst case calculations. In the case of ceramic output capacitors, factor into account the decrease of effective capacitance versus applied DC bias.

The worst-case load transient for output capacitor calculation is an instantaneous 100% to 0% load release when the inductor current is at its peak value. In this case, all the energy stored in the inductor is absorbed by the output capacitor while the converter stops switching and keeps the low-side FET ON.

The peak output voltage overshoot (ΔV_{OUT}) happens when the inductor current has decayed to zero. This can be calculated with Equation 5-10:

EQUATION 5-10:

$$\Delta V_O = \sqrt{V_O^2 + \frac{L}{C_O} \times I_{L, PEAK}^2 - V_O}$$

Equation 5-11 calculates the minimum output capacitance value (C_{O(MIN)}) needed to limit the output overshoot below ΔV_{OUT} .

EQUATION 5-11:

$$C_{O(MIN)} = \frac{L \times I_{L, PEAK}^2}{[\Delta V_O - V_O] - V_O^2}$$

The result from the minimum output capacitance value for load transient is the most stringent requirement found for capacitor value in most applications. Low equivalent series resistance (ESR) ceramic output capacitors with X5R or X7R temperature characteristics are recommended.

For low output voltage applications with demanding load transient requirements, using a combination of polarized and ceramic output capacitors may be most convenient for smallest solution size.

5.7 Input Capacitor Selection

Two main requirements determine the size and characteristics of the input capacitor:

- · Steady-state ripple
- · RMS current

The buck converter input current is a pulse train with very fast rising and falling times so low-ESR ceramic capacitors are recommended for input filtering, because of their good high-frequency characteristics.

For ideal input filtering (assuming a DC input current feeding the filtered buck power stage), and by neglecting the capacitor ESR contribution to the input ripple (typically possible for ceramic input capacitors), the minimum capacitance value $C_{IN(MIN)}$ needed for a given input peak-to-peak ripple voltage $\Delta V_{r,IN}$ can be estimated as shown in Equation 5-12:

EQUATION 5-12:

$$C_{IN(MIN)} = \frac{I_O \times D \times (1 - D)}{\Delta V_{r, IN} \times f_S}$$

The RMS current $I_{IN,RMS}$ of the input capacitor is estimated as in Equation 5-13:

EQUATION 5-13:

$$I_{IN,RMS} = I_O \times \sqrt{D \times (1-D)}$$

Note that for a given output current I_{O} , the worst case values are obtained at D = 0.5.

Multiple input capacitors can be used to reduce input ripple amplitude and/or individual capacitor RMS current.

5.8 Compensation Design

As a simple first-order approximation, the valley-current-mode-controlled buck power stage can be modeled as a voltage-controlled current-source feeding the output capacitor and load. The inductor current state-variable is removed and the power-stage transfer function from COMP to the inductor current is modeled as a transconductance (gm_{PS}).

The simplified model of the control loop is shown in Figure 5-3. The power-stage transconductance gm_{PS} shows some dependence on current levels and it is also somewhat affected by process variations, therefore some design margin is recommended against the typical value $gm_{PS} = 12.5$ A/V (see the Electrical Characteristics table).



FIGURE 5-3:Simplified Small-SignalModel of the Voltage Regulation Loop.

This simplified approach disregards all issues related to the inner current loop, like its stability and bandwidth. This approximation is good enough for most operating scenarios, where the voltage-loop bandwidth is not pushed to aggressively high frequencies.

Based on the model shown in Figure 5-3, the control-to-output transfer function is:

EQUATION 5-14:

$$G_{CO(S)} = \frac{V_{O(S)}}{V_{C(S)}} = Gm_{PS} \times R_L \times \frac{\left(1 + \frac{s}{2\pi \times f_Z}\right)}{\left(1 + \frac{s}{2\pi \times f_P}\right)}$$

Where:

 f_Z and f_P = The frequencies associated with the output capacitor ESR zero and with the load pole, respectively.

EQUATION 5-15:

$$f_Z = \frac{1}{2\pi \times C_O \times ESR}$$

EQUATION 5-16:

$$f_P = \frac{1}{2\pi \times C_O \times (ESR + R_L)}$$

The MIC24046 uses a transconductance ($gm_{EA} = 1.5 \text{ mA/V}$) error amplifier. Frequency compensation is implemented with a Type-II network (R_{C1} , C_{C1} , and C_{C2}) connected from COMP to AGND.

The compensator transfer function consists of an integrator for zero DC (voltage regulation error), a zero to boost the phase margin of the overall loop gain around the crossover frequency, and an additional pole that can be used to cancel the output capacitor ESR zero, or to further attenuate switching frequency ripple.

In both cases, the additional pole makes the regulation loop less susceptible to switching frequency noise. The additional pole is created by capacitor C_{C2} . Equation 5-17 details the compensator transfer function $H_{C(S)}$ (from OUTSNS to COMP).

EQUATION 5-17:

$$H_{C(S)} = -\frac{R1}{R1 + R2} \times Gm_{EA} \times \frac{1}{S \times (C_{C1} + C_{C2})}$$
$$\times \frac{(1 \times S \times R_{C1} \times C_{C1})}{\left(1 + S \times R_{C1} \times \frac{C_{C1} \times C_{C2}}{C_{C1} + C_{C2}}\right)}$$

The overall voltage loop gain $\mathsf{T}_{\mathsf{V}(\mathsf{S})}$ is the product of the control-to-output and the compensator transfer functions:

EQUATION 5-18:

$$T_{V(S)} = G_{CO(S)} \times H_{C(S)}$$

The value of the attenuation ratio R1/(R1 + R2) depends on the output voltage selection, and can be retrieved as illustrated in Table 5-5:

TABLE 5-5:	INTERNAL FEEDBACK
	DIVIDER ATTENUATION
	VALUES

V _O Range	R1/(R1 + R2)	A (A = 1 + R2/R1)
0.7V - 1.2V	1	1
1.5V - 1.8V	0.5	2
2.5V(2.49V) - 3.3V	0.333	3

The compensation design process is as follows:

1. Set the $T_{V(S)}$ loop gain crossover frequency f_{XO} in the range $f_S/20$ to $f_S/10$. Lower values of f_{XO} allow a more predictable and robust phase margin. Higher values of f_{XO} would involve additional considerations about the current loop bandwidth in order to achieve a robust phase margin. Taking a more conservative approach is highly recommended.

EQUATION 5-19:

$$f_{XO} = \frac{f_S}{20}$$

2. Select R_{C1} to achieve the target crossover frequency f_{XO} of the overall voltage loop. This typically happens where the power stage transfer function $G_{CO(S)}$ is rolling off at -20 dB/dec. The compensator transfer function $H_{C(S)}$ is in the so-called mid-band gain region where C_{C1} can be considered a DC-blocking short circuit while C_{C2} can still be considered as an open circuit, as calculated in Equation 5-20:

EQUATION 5-20:

$$R_{C1} = \left(\frac{R1 + R2}{R1}\right) \cdot \frac{2\pi \times C_O \times f_{XO}}{Gm_{EA} \cdot Gm_{PS}}$$

3. Select capacitor C_{C1} to place the compensator zero at the load pole. The load pole moves around with load variations, so to calculate the load pole use as a load resistance R_L the value determined by the nominal output current I_O of the application, as shown in Equation 5-21 and Equation 5-22:

EQUATION 5-21:

$$R_L = \frac{V_O}{I_O}$$

EQUATION 5-22:

$$C_{C1} = \frac{C_O \times (ESR + R_L)}{R_{C1}}$$

4. Select capacitor C_{C2} to place the compensator pole at the point where the frequency of the output capacitor ESR is zero, or at \geq 5 f_{XO}, whichever is lower.

The C_{C2} is intended for placing the compensator pole at the frequency of the output capacitor ESR zero, and/or achieve additional switching ripple/noise attenuation.

If the output capacitor is a polarized one, its ESR zero will typically occur at low enough frequencies to cause the loop gain to flatten out and not roll-off at a -20 dB/decade slope around or just after the crossover frequency f_{XO} . This causes undesirable scarce compensation design robustness and switching noise susceptibility. The compensator pole is then used to cancel the output capacitor ESR zero, and achieve a well-behaved roll-off of the loop gain above the crossover frequency.

If the output capacitors are only ceramic, then the ESR zero frequencies could be very high. In many cases, the frequencies could even be above the switching frequency itself. Loop gain roll-off at -20 dB/decade well beyond the crossover frequency is ensured, but even in this case, it is good practice to still make use of the compensator pole to further attenuate switching noise, while conserving phase margin at the crossover frequency.

For example, setting the compensator pole at 5 f_{XO} , will limit its associated phase loss at the crossover frequency to about 11°. Placement at even higher frequencies N \times f_{XO} (N > 5) will reduce phase loss even further, at the expense of less noise/ripple attenuation at the switching frequency. Some attenuation of the switching frequency noise/ripple is achieved as long as N \times f_{XO} < f_{S} .

For polarized output capacitor, compensator pole placement at the ESR zero frequency is achieved shown in Equation 5-23:

EQUATION 5-23:

$$C_{C2} = \frac{1}{\frac{R_{C1}}{C_{O} \times ESR} - \frac{1}{C_{C1}}}$$

For ceramic output capacitor, compensator pole placement at N × f_{XO} (N ≥ 5, N × f_{XO} < f_S) is achieved as detailed in Equation 5-24:

EQUATION 5-24:

$$C_{C2} = \frac{1}{2\pi \times R_{C1} \times N \times f_{XO} - \frac{1}{C_{C1}}}$$

5.9 Output Voltage Soft-Start Rate

The MIC24046 features internal analog soft-start, such that the output voltage can be smoothly increased to the target regulation voltage. The soft-start rate given in the Electrical Characteristics table is referred to the error amplifier reference, and therefore the effective soft-start rate value seen at the output of the module has to be scaled according to the internal feedback divider attenuation values listed in Table 5-5.

To calculate the effective output voltage soft-start slew rate SS_SR_{OUT} based on the particular output voltage setting and the reference soft-start slew rate SS_SR, use the following formula:

EQUATION 5-25:

$$SS_SR_{OUT} = A \cdot SS_SR$$

Where:

The value of A (amplification, A = 1 + R2/R1) is given in the right column of Table 5.

5.10 Operation from different supply rails for power and control

MIC24046 allows for a variety of applications by using the VIN and VINLDO pins together or separately.

For example, if an external 5V nominal (range: 4.5V-5.5V) bias voltage is available, the internal LDO regulator can also be bypassed and power can be directly fed to the analog and drivers supply pins (VDDA and VDDP), by connecting VINLDO and VDDA all together to the external 5V bias.

The VIN pins provide the input voltage to the switching power stage. If the VIN pins are connected to a separate supply from VINLDO, the VIN voltage range can be extended down to 2.5V.



FIGURE 5-4: Typical Application Schematic with VDDA Bias Externally Supplied.

In this case, care must be taken in the sequencing of the VIN and VDDA voltage during start-up as the soft-start circuitry is initiated only by the trigger of the UVLO on the VDDA or by the EN signal.

In the situations where VDDA is the first voltage which is established, the start-up of the device must be initiated through the EN pin in order for the output voltage to follow the soft-start ramp.



FIGURE 5-5: Power Stage Conversion Efficiency (V_{IN} = 2.5V) vs. Output Current.



FIGURE 5-6: Output Voltage (V_{OUT} = 1.2V) vs. Output Current.



FIGURE 5-7: Output Voltage (V_{OUT} = 1.2V) vs. Input Voltage (V_{IN}).





FIGURE 5-9:

Load Transient Response.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information



Legend	: XXX Y YY W or W NNN €3 * •, ▲, ▼ mark).	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) W Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the even be carried characters the corpor Underbar	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information. Package may or may not include ate logo. (_) and/or Overbar (⁻) symbol may not be to scale.

Note: If the full seven-character YYWWNNN code cannot fit on the package, the following truncated codes are used based on the available marking space:
6 Characters = YWWNNN; 5 Characters = WWNNN; 4 Characters = WNNN; 3 Characters = NNN; 2 Characters = NN; 1 Character = N.



20-Lead VQFN 3 mm x 3 mm Package Outline and Recommended Land Pattern

	Units	MILLIMETERS			
Dimensi	ion Limits	MIN	NOM	MAX	
Number of Terminals	Ν		20		
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.203 REF			
Overall Length	D		3.00 BSC		
Overall Width E 3			3.00 BSC]
Terminal Width	b	0.20	0.25	0.30]
Terminal Length	L	0.25	0.30	0.35	
Notes:					
1. Pin 1 visual index feature may vary, but must be	e located w	ithin the ha	tched area.		

Package is saw singulated
 Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1030 Rev A Sheet 2 of 2



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E			
Contact Pad Spacing	C1	3.20		
Contact Pad Spacing	C2	3.20		
Contact Pad Width (Xnn)	Х	0.25		
Contact Pad Length (Xnn)	Y	0.3		
Thermal Via Diameter			0.30	
Thermal Via Pitch EV 0.70			0.70	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3030 Rev A

APPENDIX A: REVISION HISTORY

Revision A (May 2022)

- Converted Micrel document MIC24046 to Microchip data sheet DS20006677A.
- Text corrections throughout as needed.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART No.	<u>x</u>	<u>xx</u>	- <u>XX</u>	Exa	mples:	
Device	Junction Temp. Range	Package	Media Type	a)	MIC24046YFL-TR:	MIC24046, 4.5V - 19V, – 40°C to +125°C Temp. Range, 20-Lead 3x3 VQFN. 5.000/Reel
Device:	MIC24046: Pin-Pro Down C	grammable, 4.5∖ Converter	/ to 19V, 5A Step-	Note	• 1: Tape and Reel ide	entifier only appears in the
Junction Temperature Range:	$Y = -40^{\circ}C \text{ to } +12$	5°C			used for ordering the device packag Sales Office for p Tape and Reel op	purposes and is not printed on ge. Check with your Microchip ackage availability with the tion.
Package:	FL = 20-Lead 3 mr	n x 3 mm VQFN				
Media Type:	TR = 5,000/Reel					

NOTES:

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https:// www.microchip.com/en-us/support/design-help/client-supportservices.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0466-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

ung Israel - Ra'anana Tel: 972-9-744-7705

> **Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820