

4-Port USB 3.2 Gen 1 PD SmartHub™IC

Highlights

- 4-Port USB SmartHub™ IC with:
 - USB Type-C[®] with Power Delivery support on upstream port
 - Native USB Type-C support on downstream ports 1 and 2
 - One Standard USB 3.2 Gen 1 downstream port
 - One Standard USB 2.0 downstream port
 - Internal Hub Feature Controller device which enables
 - USB to I²C/SPI/UART/I²S/GPIO bridge endpoint support
 - USB to internal hub register write and read
- USB-IF Certified TID 1212. Testing includes:
 - USB 3.2 Gen 1 Hub with BC1.2 support
 - Power Delivery 2.0 using UPD350 PD Transceiver (TID 1070065)
 - Billboard endpoint device for Alternate Mode negotiation status
 - Advanced multi-port system policy management
- USB Link Power Management (LPM) support
- USB-IF Battery Charger revision 1.2 support on downstream ports (DCP, CDP, SDP)
- Enhanced OEM configuration options available through either OTP or SPI ROM
- Commercial and industrial grade temperature support

Target Applications

- · Standalone USB Hubs
- Laptop Docks
- PC Motherboards
- · PC Monitor Docks
- · Multi-function USB 3.2 Gen 1 Peripherals

Key Benefits

- USB 3.2 Gen 1 compliant 5 Gbps, 480 Mbps, 12 Mbps, and 1.5Mbps operation
 - 5V tolerant USB 2.0 pins
 - 1.32V tolerant USB 3.2 Gen 1 pins
 - Integrated termination and pull-up/down resistors
- Native USB Type-C Support
 - Type-C CC Pin with integrated Rp and Rd
 - Integrated multiplexer on USB Type-C enabled ports. USB 3.2 Gen 1 PHYs are disabled until a valid Type-C attach is detected, saving idle power.
 - Control for external VCONN supply
- Integrated USB Power Delivery (PD) controller for managing up to three USB Type-C ports with PD
 - PD control requires a companion Microchip UPD360/UPD350 or equivalent device for each PD capable port

- Supports battery charging of most popular battery powered devices on all ports
 - USB-IF Battery Charging rev. 1.2 support (DCP, CDP, SDP)
 - Apple® portable product charger emulation
 - Chinese YD/T 1591-2006 charger emulation
 - Chinese YD/T 1591-2009 charger emulation
 - European Union universal mobile charger support
 - Supports additional portable devices
- · On-chip Microcontroller
 - Manages I/Os, VBUS, and other signals
- 64kB RAM, 256kB ROM
- · 8kB One-Time-Programmable (OTP) ROM
 - Includes on-chip charge pump
- Configuration programming via OTP ROM, SPI ROM, or SMBus

FlexConnect

- The roles of the upstream and any downstream port are reversible on command

Multi-Host Endpoint Reflector

 Integrated host-controller endpoint reflector via CDC/NCM device class for automotive applications

USB Bridging

- USB to I²C, SPI, UART, I²S, and GPIO

PortSwap

 Configurable USB 2.0 differential pair signal swapping

PHYBoost

 Programmable USB 2.0 transceiver drive strength for recovering signal integrity

VariSense

- Programmable USB 2.0 receiver sensitivity

Port Split

- USB 2.0 and USB 3.2 Gen 1 port operation can be split for custom applications using embedded USB 3.x devices in parallel with USB 2.0 devices
- Compatible with Microsoft Windows 10, 8, 7, XP, Apple OS X 10.4+, and Linux hub drivers
- Optimized for low-power operation and low thermal dissipation
- Package: 100-pin RoHS compliant VQFN (12mm x 12mm)
 - * USB Type-C[®] and USB-C[®] are trademarks of USB Implementers Forum.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

| .0 Preface | 4 |
|---|----|
| .0 Preface | 6 |
| .0 Pin Descriptions and Configuration | 8 |
| .0 Pin Descriptions and Configuration | 22 |
| .0 Modes of Operation | 2 |
| i.0 Modes of Operation | 28 |
| .0 Device Interfaces | 29 |
| .0 Device Interfaces | 33 |
| .0 Operational Characteristics | 40 |
| 0.0 Package Outline | 49 |
| Appendix A. Data Sheet Revision History | |
| Product Identification System | |
| he Microchip Web Site | |
| Customer Change Notification Service | 5 |
| Customer Support | |

1.0 PREFACE

1.1 General Terms

TABLE 1-1: GENERAL TERMS

| Term | Description | | | |
|------------------------|--|--|--|--|
| ADC | Analog-to-Digital Converter | | | |
| Byte | 8 bits | | | |
| CDC | Communication Device Class | | | |
| CSR | Control and Status Registers | | | |
| DFP | Downstream Facing Port | | | |
| DWORD | 32 bits | | | |
| EOP | End of Packet | | | |
| EP | Endpoint | | | |
| FIFO | First In First Out buffer | | | |
| FS | Full-Speed | | | |
| FSM | Finite State Machine | | | |
| GPIO | General Purpose I/O | | | |
| HS | Hi-Speed | | | |
| HSOS | High Speed Over Sampling | | | |
| Hub Feature Controller | The Hub Feature Controller, sometimes called a Hub Controller for short is the internal processor used to enable the unique features of the USB Controller Hub. This is not to be confused with the USB Hub Controller that is used to communicate the hub status back to the Host during a USB session. | | | |
| I ² C | Inter-Integrated Circuit | | | |
| LS | Low-Speed | | | |
| Isb | Least Significant Bit | | | |
| LSB | Least Significant Byte | | | |
| msb | Most Significant Bit | | | |
| MSB | Most Significant Byte | | | |
| N/A | Not Applicable | | | |
| NC | No Connect | | | |
| OTP | One Time Programmable | | | |
| PCB | Printed Circuit Board | | | |
| PCS | Physical Coding Sublayer | | | |
| PD | Power Delivery | | | |
| PHY | Physical Layer | | | |
| PLL | Phase Lock Loop | | | |
| RESERVED | Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses. | | | |
| SDK | Software Development Kit | | | |
| SMBus | System Management Bus | | | |
| UFP | Upstream Facing Port | | | |
| UUID | Universally Unique IDentifier | | | |
| WORD | 16 bits | | | |
| | | | | |

1.2 Buffer Types

TABLE 1-2: BUFFER TYPES

| Buffer Type | Description |
|-------------|---|
| I | Input. |
| IS | Input with Schmitt trigger. |
| O12 | Output buffer with 12 mA sink and 12 mA source. |
| OD12 | Open-drain output with 12 mA sink |
| PU | 50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. |
| | Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added. |
| PD | 50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. |
| | Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added. |
| ICLK | Crystal oscillator input pin |
| OCLK | Crystal oscillator output pin |
| I/O-U | Analog input/output defined in USB specification. |
| I-R | RBIAS. |
| А | Analog. |
| Р | Power pin. |

1.3 Reference Documents

- 1. Universal Serial Bus Revision 3.2 Specification, http://www.usb.org
- 2. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 3. PC-Bus Specification, Version 1.1, http://www.nxp.com/documents/user_manual/UM10204.pdf
- 4. PS-Bus Specification, http://www.nxp.com/acrobat_download/various/I2SBUS.pdf
- 5. System Management Bus Specification, Version 1.0, http://smbus.org/specs

Note: Additional USB7051 resources can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

2.0 INTRODUCTION

2.1 General Description

The Microchip USB7051 hub is low-power, OEM configurable, USB 3.2 Gen 1 hub controller with 4 downstream ports and advanced features for embedded USB applications. The USB7051 is fully compliant with the Universal Serial Bus Revision 3.2 Specification and USB 2.0 Link Power Management Addendum. The USB7051 supports 5 Gbps Super-Speed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS), and 1.5 Mbps Low-Speed (LS) USB downstream devices on three standard USB 3.2 Gen 1 downstream ports and only legacy speeds (HS/FS/LS) on one standard USB 2.0 downstream port.

The USB7051 supports USB Power Delivery with up to 100W of power and Alternate Modes on the upstream port. Native basic Type-C with integrated CC logic is supported on two of the downstream ports. The two downstream Type-C ports include internal USB 3.2 Gen 1 multiplexers; no external multiplexer is required for Type-C support.

The USB7051 supports the legacy USB speeds (HS/FS/LS) through a dedicated USB 2.0 hub controller that is the culmination of six generations of Microchip hub feature controller design and experience with proven reliability, interoperability, and device compatibility. The SuperSpeed hub controller operates in parallel with the USB 2.0 controller, decoupling the 5 Gbps SS data transfers from bottlenecks due to the slower USB 2.0 traffic.

The USB7051 enables OEMs to configure their system using "Configuration Straps." These straps simplify the configuration process assigning default values to USB 3.2 Gen 1 ports and GPIOs. OEMs can disable ports, enable battery charging and define GPIO functions as default assignments on power up.

The USB7051 supports downstream battery charging. The USB7051 integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. The USB7051 provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- DCP: Dedicated Charging Port (Power brick with no data)
- CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A with data)
- Custom profiles loaded via SPI EEPROM or OTP

Additionally, the USB7051 includes many powerful and unique features such as:


The Hub Feature Controller, an internal USB device dedicated for use as a USB to I²C/UART/SPI/GPIO interface that allows external circuits or devices to be monitored, controlled, or configured via the USB interface.

Multi-Host Endpoint Reflector, which provides unique USB functionality whereby USB data can be "mirrored" between two USB hosts (Multi-Host) in order to perform a single USB transaction. This capability is fully covered by Microchip intellectual property (U.S. Pat. Nos. 7,523,243 and 7,627,708) and is instrumental in enabling Apple CarPlay[™], where the Apple iPhone[®] becomes a USB Host.

FlexConnect, which provides flexible connectivity options. Any one of the USB7051's downstream ports can be reconfigured to become the upstream port, allowing master capable devices to control other devices on the hub.

PortSwap, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

PHYBoost, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration. in a compromised system environment.



VariSense, which controls the Hi-Speed USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.


Port Split, which allows for the USB 3.2 Gen 1 and USB 2.0 portions of downstream port 2 to operate independently and enumerate two separate devices in parallel in special applications.

USB Power Delivery Billboard Device, which allows an internal device to enumerate as a Billboard class device when a Power Delivery Alternate Mode negotiation has failed. The Billboard device will enumerate temporarily to the host PC when a failure occurs, as indicated by a digital signal from an external Power Delivery controller.

The USB7051 can be configured for operation through internal default settings. Custom OEM configurations are supported through external SPI ROM or internal OTP ROM. All port control signal pins are under firmware control in order to allow for maximum operational flexibility and are available as GPIOs for customer specific use.

The USB7051 is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature ranges. An internal block diagram of the USB7051 in an upstream Type-C application is shown in Figure 2-1.

FIGURE 2-1: USB7051 INTERNAL BLOCK DIAGRAM - UPSTREAM TYPE-C APPLICATION




3.0 PIN DESCRIPTIONS AND CONFIGURATION

The pin assignments for the USB7051 are detailed in Section 3.1, Pin Assignments. Pin descriptions are provided in Section 3.2, Pin Descriptions.

3.1 Pin Assignments

The device pin diagram for the USB7051 can be seen in Figure 3-1. Table 3-1 provides a USB7051 pin assignments table. Pin descriptions are provided in Section 3.2, Pin Descriptions.

FIGURE 3-1: USB7051 100-VQFN PIN ASSIGNMENTS



Note: Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load.

| Pin Num | Pin Name | Reset | Pin Num | Pin Name | Reset |
|---------|-----------------------|--------|---------|-------------------------------|--------|
| 1 | RESET_N | Z | 51 | PF10 | PD |
| 2 | PF30/VBUS_DET | Z | 52 | PF11 | PD |
| 3 | PF31 | Z | 53 | VDD33 | Z |
| 4 | DP1_VBUS_MON | Al | 54 | PF12 | PD |
| 5 | USB2DN_DP1/PRT_DIS_P1 | AIO PD | 55 | VDD12 | Z |
| 6 | USB2DN_DM1/PRT_DIS_M1 | AIO PD | 56 | PF13 | PD |
| 7 | USB3DN_TXDP1A | AO PD | 57 | PF14 | PD |
| 8 | USB3DN_TXDM1A | AO PD | 58 | PF15 | PD |
| 9 | VDD12 | Z | 59 | PF16 | PD |
| 10 | USB3DN_RXDP1A | AI PD | 60 | PF17 | PD |
| 11 | USB3DN RXDM1A | AI PD | 61 | PF18 | Z |
| 12 | DP1_CC1 | AI | 62 | VDD33 | Z |
| | | | | | Z |
| 13 | DP1_CC2 | AI | 63 | TEST1 | |
| 14 | USB2DN_DP4/PRT_DIS_P4 | AIO PD | 64 | TEST2 | Z |
| 15 | USB2DN_DM4/PRT_DIS_M4 | AIO PD | 65 | TEST3 | Z |
| 16 | USB3DN_TXDP1B | AO PD | 66 | PF19 | Z |
| 17 | USB3DN_TXDM1B | AO PD | 67 | VDD33 | Z |
| 18 | VDD12 | Z | 68 | PF21 | Z |
| 19 | USB3DN_RXDP1B | AI PD | 69 | PF20/ <u>CFG_NON_REM</u> | PU |
| 20 | USB3DN_RXDM1B | AI PD | 70 | PF22/ <u>CFG_BC_EN</u> | Z |
| 21 | CFG_STRAP1 | Z | 71 | PF23 | Z |
| 22 | CFG_STRAP2 | Z | 72 | PF24 | Z |
| 23 | CFG_STRAP3 | Z | 73 | PF25 | Z |
| 24 | TESTEN | Z | 74 | PF29 | Z |
| 25 | VDD12 | Z | 75 | PF26 | Z |
| 26 | VDD33 | Z | 76 | PF27 | Z |
| 27 | NC | Al | 77 | PF28 | Z |
| 28 | NC | Al | 78 | VDD12 | Z |
| 29 | USB2DN_DP2/PRT DIS P2 | AIO PD | 79 | VDD33 | Z |
| 30 | USB2DN_DM2/PRT_DIS_M2 | AIO PD | 80 | VBUS_MON_UP | Al |
| 31 | USB3DN_TXDP2A | AO PD | 81 | USB2DN_DP3/PRT DIS P3 | AIO PD |
| 32 | USB3DN_TXDM2A | AO PD | 82 | USB2DN_DM3/ <u>PRT_DIS_M3</u> | AIO PD |
| 33 | VDD12 | Z | 83 | USB3DN_TXDP3 | AO PD |
| 34 | USB3DN_RXDP2A | AI PD | 84 | USB3DN_TXDM3 | AO PD |
| 35 | USB3DN_RXDM2A | AI PD | 85 | VDD12 | Z |
| 36 | NC | Al | 86 | USB3DN_RXDP3 | AI PD |
| 37 | USB3DN_TXDP2B | AO PD | 87 | USB3DN_RXDM3 | AI PD |
| 38 | USB3DN_TXDM2B | AO PD | 88 | VDD33 | Z |
| 39 | VDD12 | Z | 89 | USB2UP_DP | AIO Z |
| 40 | USB3DN_RXDP2B | Al PD | 90 | USB2UP_DM | AIO Z |
| 41 | _ | Al PD | 90 | USB3UP_TXDP | AO PD |
| | USB3DN_RXDM2B | | | | |
| 42 | VDD33 | Z | 92 | USB3UP_TXDM | AO PD |
| 43 | PF2 | Z | 93 | VDD12 | Z |
| 44 | PF3 | Z | 94 | USB3UP_RXDP | AI PD |
| 45 | PF4 | Z | 95 | USB3UP_RXDM | AI PD |
| 46 | PF5 | Z | 96 | ATEST | AO |
| 47 | PF6 | Z | 97 | XTALO | AO |
| | | Z | 98 | XTALI/CLK_IN | Al |
| 48 | PF7 | | | | |
| | PF7 PF8 | Z | 99 | VDD33 RBIAS | Z |

3.2 Pin Descriptions

This section contains descriptions of the various USB7051 pins. The "_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET_N indicates that the reset signal is active low. When "_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signal. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Buffer type definitions are detailed in Section 1.2, Buffer Types.

TABLE 3-1: PIN DESCRIPTIONS

| Name | Symbol | Buffer Type | Description | | |
|---|--------------------------|----------------|--|--|--|
| | USB 3.2 Gen 1 Interfaces | | | | |
| Upstream USB 3.2 Gen 1 TX D+ | USB3UP_TXDP | I/O-U | Upstream USB 3.2 Gen 1 Transmit Data Plus. | | |
| Upstream USB 3.2 Gen 1 TX D- | USB3UP_TXDM | I/O-U | Upstream USB 3.2 Gen 1 Transmit Data Minus. | | |
| Upstream USB 3.2 Gen 1 RX D+ | USB3UP_RXDP | I/O-U | Upstream USB 3.2 Gen 1 Receive Data Plus. | | |
| Upstream USB 3.2 Gen 1 RX D- | USB3UP_RXDM | I/O-U | Upstream USB 3.2 Gen 1 Receive Data Minus. | | |
| Downstream Port 1 USB 3.2 Gen 1 TX D+ Orientation A | USB3DN_TXDP1A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Transmit Data Plus, port 1. | | |
| Downstream Port 1 USB 3.2 Gen 1 TX D- Orientation A | USB3DN_TXDM1A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Transmit Data Minus, port 1. | | |
| Downstream Port 1 USB 3.2 Gen 1 RX D+ Orientation A | USB3DN_RXDP1A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Receive Data Plus, port 1. | | |
| Downstream Port 1 USB 3.2 Gen 1 RX D- Orientation A | USB3DN_RXDM1A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Receive Data Minus, port 1. | | |
| Downstream Port 1 USB 3.2 Gen 1 TX D+ Orientation B | USB3DN_TXDP1B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Transmit Data Plus, port 1. | | |
| Downstream Port 1 USB 3.2 Gen 1 TX D- Orientation B | USB3DN_TXDM1B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Transmit Data Minus, port 1. | | |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| Name | Symbol | Buffer Type | Description |
|--|---------------|----------------|--|
| Downstream Port 1 USB 3.2 Gen 1 RX D+ Orientation B | USB3DN_RXDP1B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Receive Data Plus, port 1. |
| Downstream Port 1 USB 3.2 Gen 1 RX D- Ori- entation B | USB3DN_RXDM1B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Receive Data Minus, port 1. |
| Downstream Port 2 USB 3.2 Gen 1 TX D+ Orientation A | USB3DN_TXDP2A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Transmit Data Plus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 TX D- Orientation A | USB3DN_TXDM2A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Transmit Data Minus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 RX D+ Orientation A | USB3DN_RXDP2A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Receive Data Plus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 RX D- Orientation A | USB3DN_RXDM2A | I/O-U | Downstream USB Type-C "Orientation A" Super Speed Receive Data Minus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 TX D+ Orientation B | USB3DN_TXDP2B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Transmit Data Plus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 TX D- Orientation B | USB3DN_TXDM2B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Transmit Data Minus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 RX D+ Orientation B | USB3DN_RXDP2B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Receive Data Plus, port 2. |
| Downstream Port 2 USB 3.2 Gen 1 RX D- Orientation B | USB3DN_RXDM2B | I/O-U | Downstream USB Type-C "Orientation B" Super Speed Receive Data Minus, port 2. |
| Downstream Port 3 USB 3.2 Gen 1 TX D+ | USB3DN_TXDP3 | I/O-U | Downstream Super Speed Transmit Data Plus, port 3. |
| Downstream Port 3 USB 3.2 Gen 1 TX D- | USB3DN_TXDM3 | I/O-U | Downstream Super Speed Transmit Data Minus, port 3. |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| Name | Symbol | Buffer Type | Description |
|--|----------------|----------------|---|
| Downstream Port 3 USB 3.2 Gen 1 RX D+ | USB3DN_RXDP3 | I/O-U | Downstream Super Speed Receive Data Plus, port 3. |
| Downstream Port 3 USB 3.2 Gen 1 RX D- | USB3DN_RXDM3 | I/O-U | Downstream Super Speed Receive Data Minus, port 3. |
| | | USB 2.0 I | Interfaces |
| Upstream USB 2.0 D+ | USB2UP_DP | I/O-U | Upstream USB 2.0 Data Plus (D+). |
| Upstream USB 2.0 D- | USB2UP_DM | I/O-U | Upstream USB 2.0 Data Minus (D-). |
| Downstream Ports 1-4 USB 2.0 D+ | USB2DN_DP[1:4] | I/O-U | Downstream USB 2.0 Ports 1-4 Data Plus (D+). |
| Downstream Ports 1-4 USB 2.0 D- | USB2DN_DM[1:4] | I/O-U | Downstream USB 2.0 Ports 1-4 Data Minus (D-) |
| VBUS Detect | VBUS_DET | IS | This signal detects the state of the upstream bus power in legacy Type-B upstream implementations. When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider (50 k Ω by 100 k Ω) to provide 3.3 V. For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V. In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device. |
| | US | BB Type-C Co | onnector Control |
| Downstream Port 1 Type-C Voltage Monitor | DP1_VBUS_MON | I/O12 | Used to detect Type-C VBUS vSafe5V and vSafe0V states on Port 1. A potential divider is needed for this pin (44.2 k Ω to 49.9 k Ω , \pm 1.0%). |
| Downstream Port 1 Type-C CC1 | DP1_CC1 | I/O12 | Used for Type-C attach and orientation detection on Port 1. Includes configurable Rp/Ra selection. Connect this pin directly to the CC1 pin of the respective Type-C connector. |
| Downstream Port 1 Type-C CC2 | DP1_CC2 | I/O12 | Used for Type-C attach and orientation detection on Port 1. Includes configurable Rp/Ra selection. Connect this pin directly to the CC2 pin of the respective Type-C connector. |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| Name | Symbol | Buffer Type | Description |
|---|-------------|----------------|--|
| Upstream Type-C Voltage Monitor | VBUS_MON_UP | I/O12 | Used to detect Type-C VBUS vSafe5V and vSafe0V states on the upstream port. A potential divider is needed for this pin (44.2 k Ω to 49.9 k Ω , \pm 1.0%). |
| | | Miscell | aneous |
| Programmable Function Pins | PF[31:2] | I/O12 | Programmable function pins. Refer to Section 3.3, Configuration Straps and Programmable Functions for details. |
| Reset Input | RESET_N | IS | This active low signal is used by the system to reset the device. |
| Bias Resistor | RBIAS | I-R | A 12.0 k Ω ±1.0% resistor is attached from ground to this pin to set the transceiver's internal bias settings. Place the resistor as close the device as possible with a dedicated, low impedance connection to the ground plane. |
| Test 1 | TEST1 | A | Test 1 pin. This signal is used for test purposes and must always be pulled-up to 3.3V via a 4.7 k Ω resistor. |
| Test 2 | TEST2 | A | Test 2 pin. This signal is used for test purposes and must always be pulled-down to ground via a 4.7 k Ω resistor. |
| Test 3 | TEST3 | A | Test 3 pin. This signal is used for test purposes and must always be pulled-down to ground via a 4.7 k Ω resistor. |
| Test | TESTEN | I/O12 | Test pin. This signal is used for test purposes and must always be connected to ground. |
| Analog Test | ATEST | A | Analog test pin. This signal is used for test purposes and must either be left unconnected or tied to ground. |
| External 25 MHz Crystal Input | XTALI | ICLK | External 25 MHz crystal input |
| External 25 MHz Reference Clock Input | CLKIN | ICLK | External reference clock input. The device may alternatively be driven by a single-ended clock oscillator. When this method is used, XTALO should be left unconnected. |
| External 25 MHz Crystal Output | XTALO | OCLK | External 25 MHz crystal output |

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

| Name | Symbol | Buffer Type | Description |
|-------------------------------------|----------------|----------------|---|
| No Connect | NC | - | No connect. |
| | | | For proper operation, this pin must be left unconnected. |
| | | Configurat | tion Straps |
| Port 4-1 D+ Disable | PRT_DIS_P[4:1] | I | Port 4-1 D+ Disable Configuration Strap. |
| Configuration Strap | | | These configuration straps are used in conjunction with the corresponding PRT_DIS_M[4:1] straps to disable the related port (4-1). See Note 3-1. |
| | | | Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port. |
| Port 4-1 D- Disable | PRT_DIS_M[4:1] | I | Port 4-1 D- Disable Configuration Strap. |
| Configuration Strap | | | These configuration straps are used in conjunction with the corresponding PRT_DIS_P[4:1] straps to disable the related port (4-1). See Note 3-1 . |
| | | | Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port. |
| Non-Removable Ports | CFG_NON_REM | I | Non-Removable Ports Configuration Strap. |
| Configuration Strap | | | This configuration strap controls the number of reported non-removable ports. See Note 3-1. |
| Battery Charging Configuration | CFG_BC_EN | I/O12 | Battery Charging Configuration Strap. |
| Strap | | | This configuration strap controls the number of BC 1.2 enabled downstream ports. See Note 3-1. |
| Device Mode Configuration | CFG_STRAP[3:1] | I | Device Mode Configuration Straps 3-1. |
| Straps 3-1 | | | These configuration straps are used to select the device's mode of operation. See Note 3-1. |
| | | Power/ | Ground |
| +3.3V I/O Power Supply Input | VDD33 | Р | +3.3 V power and internal regulator input. |
| +1.2V Core Power Supply Input | VDD12 | Р | +1.2 V digital core power supply input. |
| Ground | VSS | Р | Common ground. |
| | | | This exposed pad must be connected to the ground plane with a via array. |

Note 3-1 Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. For additional information, refer to Section 3.3, Configuration Straps and Programmable Functions.

3.3 Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset (RESET_N) to determine the default configuration of a particular feature. The state of the signal is latched following deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the various device configuration straps and associated programmable pin functions.

Note:

The system designer must ensure that configuration straps meet the timing requirements specified in Section 9.6.2, Power-On and Configuration Strap Timing and Section 9.6.3, Reset and Configuration Strap Timing. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

3.3.1 PORT DISABLE CONFIGURATION (PRT DIS P[4:1] / PRT DIS M[4:1])

The PRT_DIS_P[4:1] / PRT_DIS_M[4:1] configuration straps are used in conjunction to disable the related port (4-1)

For <u>PRT DIS Px</u> (where x is the corresponding port 4-1):

0 = Port x D+ Enabled

1 = Port x D+ Disabled

For <u>PRT_DIS_Mx</u> (where x is the corresponding port 4-1):

0 = Port x D- Enabled

1 = Port x D- Disabled

Note:

Both $\underline{PRT_DIS_Px}$ and $\underline{PRT_DIS_Mx}$ (where x is the corresponding port) must be tied to 3.3 V to disable the associated downstream port. Disabling the USB 2.0 port will also disable the corresponding USB 3.0 port.

3.3.2 NON-REMOVABLE PORT CONFIGURATION (CFG_NON_REM)

The <u>CFG_NON_REM</u> configuration strap is used to configure the non-removable port settings of the device to one of five settings. These modes are selected by the configuration of an external resistor on the <u>CFG_NON_REM</u> pin. The resistor options are a 200 k Ω pull-down, 200 k Ω pull-up, 10 k Ω pull-down, 10 k Ω pull-up, and 10 Ω pull-down, as shown in Table 3-2.

TABLE 3-2: <u>CFG_NON_REM_RESISTOR_ENCODING</u>

| <u>CFG_NON_REM</u> Resistor Value | Setting |
|-----------------------------------|--------------------------------|
| 200 kΩ Pull-Down | All ports removable |
| 200 kΩ Pull-Up | Port 1 non-removable |
| 10 kΩ Pull-Down | Ports 1, 2 non-removable |
| 10 kΩ Pull-Up | Ports 1, 2, 3 non-removable |
| 10 Ω Pull-Down | Ports 1, 2, 3, 4 non-removable |

3.3.3 BATTERY CHARGING CONFIGURATION (CFG BC EN)

The <u>CFG_BC_EN</u> configuration strap is used to configure the battery charging port settings of the device to one of five settings. These modes are selected by the configuration of an external resistor on the <u>CFG_BC_EN</u> pin. The resistor options are a 200 k Ω pull-down, 200 k Ω pull-up, 10 k Ω pull-down, 10 k Ω pull-up, and 10 Ω pull-down, as shown in Table 3-3.

TABLE 3-3: CFG BC EN RESISTOR ENCODING

| CFG_BC_EN Resistor Value | Setting |
|--------------------------|--|
| 200 kΩ Pull-Down | Battery charging not enable on any port |
| 200 kΩ Pull-Up | BC1.2 DCP and CDP battery charging enabled on Port 1 |
| 10 kΩ Pull-Down | BC1.2 DCP and CDP battery charging enabled on Ports 1, 2 |
| 10 kΩ Pull-Up | BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3 |
| 10 Ω Pull-Down | BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3, 4 |

3.3.4 PF[31:2] CONFIGURATION (CFG STRAP[2:1])

The USB7051 provides 30 programmable function pins (PF[31:2]). These pins can be configured to 4 predefined configurations via the <u>CFG_STRAP[2:1]</u> pins. These configurations are selected via external resistors on the <u>CFG_STRAP[2:1]</u> pins, as detailed in Table 3-4. Resistor values and combinations not detailed in Table 3-4 are reserved and should not be used.

Note: <u>CFG_STRAP3</u> is not used and can be left unconnected.

TABLE 3-4: CFG_STRAP[2:1] RESISTOR ENCODING

| Mode | <u>CFG_STRAP2</u> Resistor Value | <u>CFG_STRAP1</u> Resistor Value |
|-----------------|-------------------------------------|-------------------------------------|
| Configuration 1 | 200 kΩ Pull-Down | 200 kΩ Pull-Down |
| Configuration 2 | 200 kΩ Pull-Down | 200 kΩ Pull-Up |
| Configuration 3 | 200 kΩ Pull-Down | 10 kΩ Pull-Down |
| Configuration 4 | 200 kΩ Pull-Down | 10 kΩ Pull-Up |

A summary of the configuration pin assignments for each of the 4 configurations is provided in Table 3-5. For details on behavior of each programmable function, refer to Table 3-6.

TABLE 3-5: PF[31:2] FUNCTION ASSIGNMENT

| Pin | Configuration 1 (SMBus/l ² C) | Configuration 2 (I ² S) | Configuration 3 (UART) | Configuration 4 (Flex) | |
|------|---|---------------------------------------|---------------------------|---------------------------|--|
| PF2 | DP1_VCONN1 | DP1_VCONN1 | DP1_VCONN1 | DP1_VCONN1 | |
| PF3 | DP1_VCONN2 DP ² | | DP1_VCONN2 | DP1_VCONN2 | |
| PF4 | GPIO68 | GPIO68 | GPIO68 | GPIO68 | |
| PF5 | DP1_DISCHARGE | DP1_DISCHARGE | DP1_DISCHARGE | DP1_DISCHARGE | |
| PF6 | GPIO70 | GPIO70 | UART_RX | GPIO70 | |
| PF7 | GPIO71 | MIC_DET | UART_TX | GPIO71 | |
| PF8 | PD_I2C_DATA | PD_I2C_DATA | PD_I2C_DATA | PD_I2C_DATA | |
| PF9 | PD_I2C_CLK | PD_I2C_CLK | PD_I2C_CLK | PD_I2C_CLK | |
| PF10 | MSTR_I2C_DATA | MSTR_I2C_DATA | MSTR_I2C_DATA | MSTR_I2C_DATA | |
| PF11 | MSTR_I2C_CLK | MSTR_I2C_CLK | MSTR_I2C_CLK | MSTR_I2C_CLK | |

TABLE 3-5: PF[31:2] FUNCTION ASSIGNMENT (CONTINUED)

| Pin | Configuration 1 (SMBus/l ² C) | Configuration 2 (I ² S) | Configuration 3 (UART) | Configuration 4 (Flex) | |
|------|---|---------------------------------------|---------------------------|---------------------------|--|
| PF12 | PRT_CTL3_U3 | PRT_CTL3_U3 | PRT_CTL3_U3 | PRT_CTL3_U3 | |
| PF13 | PRT_CTL3 | PRT_CTL3 | PRT_CTL3 | PRT_CTL3 | |
| PF14 | GPIO78 | I2S_SDI | UART_nCTS | GPIO78 | |
| PF15 | ALERT3 | ALERT3 | ALERT3 | ALERT3 | |
| PF16 | PRT_CTL4 | PRT_CTL4 | PRT_CTL4 | PRT_CTL4 | |
| PF17 | PRT_CTL1 | PRT_CTL1 | PRT_CTL1 | PRT_CTL1 | |
| PF18 | ALERT0 | ALERT0 | ALERT0 | ALERT0 | |
| PF19 | SLV_I2C_DATA | I2S_SDO | UART_nRTS | GPIO83 | |
| PF20 | SPI_CE_N | SPI_CE_N | SPI_CE_N | SPI_CE_N | |
| PF21 | SPI_CLK | SPI_CLK | SPI_CLK | SPI_CLK | |
| PF22 | SPI_D0 | SPI_D0 | SPI_D0 | SPI_D0 | |
| PF23 | SPI_D1 | SPI_D1 | SPI_D1 | SPI_D1 | |
| PF24 | SPI_D2 | SPI_D2 | SPI_D2 | SPI_D2 | |
| PF25 | SPI_D3 | SPI_D3 | SPI_D3 | SPI_D3 | |
| PF26 | SLV_I2C_CLK | I2S_SCK | UART_nDSR | GPIO90 | |
| PF27 | GPIO91 | I2S_MCLK | UART_nDTR | GPIO91 | |
| PF28 | GPIO92 | I2S_LRCK | UART_nDCD | GPIO92 | |
| PF29 | GPIO93 | GPIO93 | GPIO93 | GPIO93 | |
| PF30 | GPIO94 | GPIO94 | GPIO94 | GPIO94 | |
| PF31 | GPIO95 | GPIO95 | GPIO95 | GPIO95 | |

Note: The default PFx pin functions can be overridden with additional configuration by modification of the pin mux registers. These changes can be made during the SMBus configuration stage, by programming to OTP memory, or during runtime (after hub has attached and enumerated) by register writes via the SMBus slave interface or USB commands to the internal Hub Feature Controller Device.

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS

| Function | Buffer Type | Description | | | | |
|--|---|---|--|--|--|--|
| | Master SMBus/I ² C Interface | | | | | |
| MSTR_I2C_CLK | I/O12 | Bridging Master SMBus/I ² C controller clock (SMBus/I ² C controller 1) | | | | |
| MSTR_I2C_DATA I/O12 Bridging Master SMBus/I ² C controller data (SMBus/I ² C controller 1) | | | | | | |
| | Slave SMBus/I ² C Interface | | | | | |
| SLV_I2C_CLK | I/O12 | Slave SMBus/I ² C controller clock (SMBus/I ² C controller 2) | | | | |
| SLV_I2C_DATA | SLV_I2C_DATA I/O12 Slave SMBus/I ² C controller data (SMBus/I ² C controller 2) | | | | | |
| Power Delivery SMBus/I ² C Interface | | | | | | |
| PD_I2C_CLK | I/O12 | Power Delivery SMBus/I ² C controller clock (SMBus/I ² C controller 3) | | | | |
| PD_I2C_DATA | I/O12 | Power Delivery SMBus/I ² C controller data (SMBus/I ² C controller 3) | | | | |

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

| Function | Buffer Type | Description | | | | | |
|---------------|----------------|--|--|--|--|--|--|
| | | SPI Interface | | | | | |
| SPI_CLK | I/O-U | SPI clock. If the SPI interface is enabled, this pin must be driven low during reset. | | | | | |
| SPI_D[3:0] | I/O-U | SPI Data 3-0. If the SPI interface is enabled, these signals function as Data 3 through 0. | | | | | |
| SPI_CE_N | I/O12 | Active low SPI chip enable input. If the SPI interface is enabled, this pin must be driven high in powerdown states. | | | | | |
| | | UART Interface | | | | | |
| UART_TX | 012 | UART Transmit | | | | | |
| UART_RX | I | UART Receive | | | | | |
| UART_nCTS | I | UART Clear To Send | | | | | |
| UART_nRTS | 012 | UART Request To Send | | | | | |
| UART_nDCD | I | UART Data Carrier Detect | | | | | |
| UART_nDSR | I | UART Data Set Ready | | | | | |
| UART_nDTR | 012 | UART Data Terminal Ready | | | | | |
| | | I ² S Interface | | | | | |
| I2S_SDI | I | I ² S Serial Data In | | | | | |
| I2S_SDO | 012 | I ² S Serial Data Out | | | | | |
| I2S_SCK | 012 | I ² S Continuous Serial Clock | | | | | |
| I2S_LRCK | 012 | I ² S Word Select / Left-Right Clock | | | | | |
| I2S_MCLK | 012 | I ² S Master Clock | | | | | |
| MIC_DET | I | I ² S Microphone Plug Detect | | | | | |
| | | 0 = No microphone plugged into the audio jack 1 = Microphone plugged into the audio jack | | | | | |
| | <u>I</u> | Miscellaneous | | | | | |
| ALERT3 | I | Alert 3 | | | | | |
| | | Interrupt input for connection to the local companion (UPD360/UPD350) power delivery controller's IRQ# signal. | | | | | |
| ALERT0 | I | Alert 0 | | | | | |
| | | Interrupt input for connection to the local companion (UPD360/UPD350) power delivery controller's IRQ# signal. | | | | | |
| DP1_VCONN1 | I/O12 | Port 1 VCONN1 enable | | | | | |
| DP1_VCONN2 | I/O12 | Port 1 VCONN2 enable | | | | | |
| DP1_DISCHARGE | I/O12 | Port 1 DISCHARGE enable | | | | | |

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

| Function | Buffer Type | Description |
|---------------|----------------|---|
| PRT_CTL4 | I/O12 | Port 4 power enable / overcurrent sense |
| | (PU) | When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 4. |
| | | This pin will change to an output and be driven low when the port is disabled by configuration or by the host control. |
| | | Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.2 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only. |
| PRT_CTL3 | I/O12 (PU) | Port 3 power enable / overcurrent sense |
| | (- 7 | When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 3. |
| | | This pin will change to an output and be driven low when the port is disabled by configuration or by the host control. |
| | | Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.2 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only. |
| PRT_CTL1 | I/O12 (PU) | Port 1 power enable / overcurrent sense |
| | (1 0) | When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 1. |
| | | This pin will change to an output and be driven low when the port is disabled by configuration or by the host control. |
| | | Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.2 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only. |
| PRT_CTL3_U3 | O12 | Port 3 USB 3.2 PortSplit power enable |
| | | This signal is an active high control signal used to enable to the USB 3.2 portion of the downstream port 3 when PortSplit is enabled. When PortSplit is disabled, this pin is not used. |
| | | Note: This signal should only be used to control an embedded USB 3.2 device. |
| GPIO <i>x</i> | I/O12 | General Purpose Inputs/Outputs (x = 68, 70-71, 78, 83, 90-95) |

3.4 Physical and Logical Port Mapping

The USB70xx family of devices are based upon a common architecture, but all have different modifications and/or pin bond outs to achieve the various device configurations. The base chip is composed of a total of 6 USB3 PHYs and 7 USB2 PHYs. These PHYs are physically arranged on the chip in a certain way, which is referred to as the PHYSICAL port mapping.

The actual port numbering is remapped by default in different ways on each device in the family. This changes the way that the ports are numbered from the USB host's perspective. This is referred to as LOGICAL mapping.

The various configuration options available for these devices may, at times, be with respect to PHYSICAL mapping or LOGICAL mapping. Each individual configuration option which has a PHYSICAL or LOGICAL dependency is declared as such within the register description.

The PHYSICAL vs. LOGICAL mapping is described for all port related pins in Table 3-7. A system design in schematics and layout is generally performed using the pinout in Section 3.1, Pin Assignments, which is assigned by the default LOGICAL mapping. Hence, it may be necessary to cross reference the PHYSICAL vs. LOGICAL look up tables when determining the hub configuration.

Note:

The MPLAB Connect tool makes configuration simple; the settings can be selected by the user with respect to the LOGICAL port numbering. The tool handles the necessary linking to the PHYSICAL port settings. Refer to Section 6.0, Device Configuration for additional information.

TABLE 3-7: USB7051 PHYSICAL VS. LOGICAL PORT MAPPING

| Device | D' N | LOG | ICAL | PORT | NUN | IBER | PHYSICAL PORT NUMBER | | | | | | |
|--------|---------------|-----|------|------|-----|------|----------------------|---|---|---|---|---|---|
| Pin | Pin Name | 0 | 1 | 2 | 3 | 4 | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 5 | USB2DN_DP1 | | Х | | | | | Х | | | | | |
| 6 | USB2DN_DM1 | | Х | | | | | Х | | | | | |
| 7 | USB3DN_TXDP1A | | Х | | | | | Х | | | | | |
| 8 | USB3DN_TXDM1A | | Х | | | | | Х | | | | | |
| 10 | USB3DN_RXDP1A | | Х | | | | | Х | | | | | |
| 11 | USB3DN_RXDM1A | | Х | | | | | Х | | | | | |
| 14 | USB2DN_DP4 | | | | | Х | | | Х | | | | |
| 15 | USB2DN_DM4 | | | | | Х | | | Х | | | | |
| 16 | USB3DN_TXDP1B | | Х | | | | | | Χ | | | | |
| 17 | USB3DN_TXDM1B | | Х | | | | | | Χ | | | | |
| 19 | USB3DN_RXDP1B | | Х | | | | | | Х | | | | |
| 20 | USB3DN_RXDM1B | | Х | | | | | | Х | | | | |
| 29 | USB2DN_DP2 | | | Х | | | | | | Х | | | |
| 30 | USB2DN_DM2 | | | Х | | | | | | Х | | | |
| 31 | USB3DN_TXDP2A | | | Х | | | | | | Х | | | |
| 32 | USB3DN_TXDM2A | | | Х | | | | | | Х | | | |
| 34 | USB3DN_RXDP2A | | | Х | | | | | | Х | | | |
| 35 | USB3DN_RXDM2A | | | Х | | | | | | Х | | | |
| 37 | USB3DN_TXDP2B | | | Х | | | | | | | Х | | |
| 38 | USB3DN_TXDM2B | | | Х | | | | | | | Х | | |
| 40 | USB3DN_RXDP2B | | | Х | | | | | | | Х | | |
| 41 | USB3DN_RXDM2B | | | Х | | | | | | | Х | | |
| 81 | USB2DN_DP3 | | | | Х | | | | | | | Х | |
| 82 | USB2DN_DM3 | | | | Х | | | | | | | Х | |
| 83 | USB3DN_TXDP3 | | | | Х | | | | | | | Х | |
| 84 | USB3DN_TXDM3 | | | | Х | | | | | | | Х | |

TABLE 3-7: USB7051 PHYSICAL VS. LOGICAL PORT MAPPING (CONTINUED)


| Device | Dia Nama | | LOGICAL PORT NUMBER | | | PHYSICAL PORT NUMBER | | | | | | | |
|--------|--------------|---|---------------------|---|---|----------------------|---|---|---|---|---|---|---|
| Pin | Pin Name | 0 | 1 | 2 | 3 | 4 | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| 86 | USB3DN_RXDP3 | | | | Х | | | | | | | Х | |
| 87 | USB3DN_RXDM3 | | | | Х | | | | | | | Х | |
| 89 | USB2UP_DP | Х | | | | | Х | | | | | | |
| 90 | USB2UP_DM | Х | | | | | Х | | | | | | |
| 91 | USB3UP_TXDP | Х | | | | | Х | | | | | | |
| 92 | USB3UP_TXDM | Х | | | | | Х | | | | | | |
| 94 | USB3UP_RXDP | Х | | | | | Х | | | | | | |
| 95 | USB3UP_RXDM | Х | | | | | Χ | | | | | | |

4.0 DEVICE CONNECTIONS

4.1 Power Connections

Figure 4-1 illustrates the device power connections.


FIGURE 4-1: POWER CONNECTIONS



4.2 SPI/SQI Flash Connections

Figure 4-2 illustrates the Quad-SPI flash connections.


FIGURE 4-2: QUAD-SPI FLASH CONNECTIONS



4.3 SMBus/I²C Connections

Figure 4-3 illustrates the SMBus/I²C connections.

FIGURE 4-3: SMBUS/I²C CONNECTIONS




Note: Resistor values detailed in Figure 4-3 are suggestions. Optimal pull-up values may vary dependent on external factors.

4.4 I²S Connections

Figure 4-4 illustrates the I²S connections.


FIGURE 4-4: I²S CONNECTIONS



4.5 UART Connections

Figure 4-5 illustrates the UART connections.

FIGURE 4-5: UART CONNECTIONS



5.0 MODES OF OPERATION


The device provides two main modes of operation: Standby Mode and Hub Mode. These modes are controlled via the RESET_N pin, as shown in Table 5-1.

TABLE 5-1: MODES OF OPERATION

| RESET_N Input | Summary |
|---------------|--|
| 0 | Standby Mode : This is the lowest power mode of the device. No functions are active other than monitoring the RESET_N input. All port interfaces are high impedance and the PLL is halted. Refer to Section 8.12, Resets for additional information on RESET_N. |
| 1 | Hub (Normal) Mode : The device operates as a configurable USB hub. This mode has various sub-modes of operation, as detailed in Figure 5-1. Power consumption is based on the number of active ports, their speed, and amount of data received. |

The flowchart in Figure 5-1 details the modes of operation and details how the device traverses through the Hub Mode stages (shown in bold). The remaining sub-sections provide more detail on each stage of operation.

FIGURE 5-1: HUB MODE FLOWCHART



5.1 Boot Sequence

5.1.1 STANDBY MODE

If the RESET_N pin is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all downstream ports are disabled, the USB data pins are held in a high-impedance state, all transactions immediately terminate (no states saved), all internal registers return to their default state, the PLL is halted, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET N is negated high.

5.1.2 SPI INITIALIZATION STAGE (SPI_INIT)

The first stage, the initialization stage, occurs on the deassertion of RESET_N. In this stage, the internal logic is reset, the PLL locks if a valid clock is supplied, and the configuration registers are initialized to their default state. The internal firmware then checks for an external SPI ROM. The firmware looks for an external SPI flash device that contains a valid signature of "2DFU" (device firmware upgrade) beginning at address 0x3FFFA. If a valid signature is found, then the external SPI ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM (CFG ROM stage).

The required SPI ROM must be a minimum of 1 Mbit, and 60 MHz or faster. Both 1, 2, and 4-bit SPI operation is supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI ROMs are also supported.

If the system is not strapped for SPI Mode, code execution will continue from internal ROM (CFG ROM stage).

5.1.3 CONFIGURATION FROM INTERNAL ROM STAGE (CFG ROM)

In this stage, the internal firmware loads the default values from the internal ROM. Most of the hub configuration registers, USB descriptors, electrical settings, etc. will be initialized in this state.

5.1.4 CONFIGURATION STRAP READ STAGE (CFG_STRAP)

In this stage, the firmware reads the following configuration straps to override the default values:

- CFG_STRAP[3:1]
- PRT DIS P[4:1]
- PRT DIS M[4:1]
- · CFG NON REM
- · CFG BC EN

If the <u>CFG_STRAP[3:1]</u> pins are set to Configuration 1, the device will move to the SMBUS_CHECK stage, otherwise it will move to the CFG_OTP stage. Refer to <u>Section 3.3</u>, <u>Configuration Straps and Programmable Functions for information on usage of the various device configuration straps.</u>

5.1.5 SMBUS CHECK STAGE (SMBUS CHECK)

Based on the PF[31:2] configuration selected (refer to Section 3.3.4, PF[31:2] Configuration (CFG_STRAP[2:1])), the firmware will check for the presence of external pull up resistors on the SMBus slave programmable function pins. If pull-ups are detected on both pins, the device will be configured as an SMBus slave, and the next state will be CFG_SM-BUS. If a pull-up is not detected in either of the pins, the next state is CFG_OTP.

5.1.6 SMBUS CONFIGURATION STAGE (CFG SMBUS)

In this stage, the external SMBus master can modify any of the default configuration settings specified in the integrated ROM, such as USB device descriptors, port electrical settings, and control features such as downstream battery charging.

There is no time limit on this mode. In this stage the firmware will wait indefinitely for the SMBus/I²C configuration. The external SMBus master writes to register 0xFF to end the configuration in legacy mode. In non-legacy mode, the SMBus command USB_ATTACH (opcode 0xAA55) or USB_ATTACH_WITH_SMBUS (opcode 0xAA56) will finish the configuration.

5.1.7 OTP CONFIGURATION STAGE (CFG_OTP)

Once the SOC has indicated that it is done with configuration, all configuration data is combined in this stage. The default data, the SOC configuration data, and the OTP data are all combined in the firmware and the device is programmed.

5.1.8 HUB CONNECT STAGE (USB_ATTACH)

Once the hub registers are updated through default values, SMBus master, and OTP, the device firmware will enable attaching the USB host by setting the USB_ATTACH bit in the HUB_CMD_STAT register (for USB 2.0) and the USB3_HUB_ENABLE bit (for USB 3.2). The device will remain in the Hub Connect stage indefinitely.

5.1.9 NORMAL MODE (NORMAL_MODE)

Lastly, the hub enters Normal Mode of operation. In this stage full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the system.

If RESET_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated hub stages. Asserting a soft disconnect on the upstream port will cause the hub to return to the Hub Connect stage until the soft disconnect is negated.

6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. Microchip provides a comprehensive software programming tool, MPLAB Connect Configurator (formerly ProTouch2), for OTP configuration of various USB7051 functions and registers. All configuration is to be performed via the MPLAB Connect Configurator programming tool. For additional information on this tool, refer to the MPLAB Connect Configurator programming tool product page at http://www.microchip.com/design-centers/usb/mplab-connect-configurator.

Additional information on configuring the USB7051 is also provided in the "Configuration of the USB7002/USB705x" application note, which contains details on the hub operational mode, SOC configuration stage, OTP configuration, USB configuration, and configuration register definitions. This application note, along with additional USB7051 resources, can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

Note: The USB7051 requires external firmware to operate. Functions such as Power Delivery will not operate without external firmware. Refer to the "Configuration of the USB7002/USB705x" application note for additional information.

Note: Device configuration straps and programmable pins are detailed in Section 3.3, Configuration Straps and Programmable Functions.

Refer to Section 7.0, Device Interfaces for detailed information on each device interface.

7.0 DEVICE INTERFACES

The USB7051 provides multiple interfaces for configuration, external memory access, etc.. This section details the various device interfaces:

- · SPI/SQI Master Interface
- SMBus/I2C Master/Slave Interfaces
- I2S Interface
- UART Interface

Note:

For details on how to enable each interface, refer to Section 3.3, Configuration Straps and Programmable Functions.

For information on device connections, refer to Section 4.0, Device Connections. For information on device configuration, refer to Section 6.0, Device Configuration.

Microchip provides a comprehensive software programming tool, MPLAB Connect Configurator (formerly ProTouch2), for configuring the USB7051 functions, registers and OTP memory. All configuration is to be performed via the MPLAB Connect Configurator programming tool. For additional information on this tool, refer to th MPLAB Connect Configurator programming tool product page at http://www.microchip.com/design-centers/usb/mplab-connect-configurator.

7.1 SPI/SQI Master Interface

The SPI/SQI controller has two basic modes of operation: execution of an external hub firmware image, or the USB to SPI bridge. On power up, the firmware looks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0x3FFFA. If a valid signature is found, then the external ROM mode is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM and the SPI interface can be used as a USB to SPI bridge.

The second mode of operation is the USB to SPI bridge operation. Additional details on this feature can be found in Section 8.9, USB to SPI Bridging.

Table 7-1 details how the associated pins are mapped in SPI vs. SQI mode.

TABLE 7-1: SPI/SQI PIN USAGE

| SPI Mode | SQI Mode | Description | | | |
|----------|----------|----------------------------------|--|--|--|
| SPI_CE_N | SPI_CE_N | SPI/SQI Chip Enable (Active Low) | | | |
| SPI_CLK | SPI_CLK | SPI/SQI Clock | | | |
| SPI_D0 | SPI_D0 | SPI Data Out; SQI Data I/O 0 | | | |
| SPI_D1 | SPI_D1 | SPI Data In; SQI Data I/O 1 | | | |
| - | SPI_D2 | SQI Data I/O 2 | | | |
| - | SPI_D3 | SQI Data I/O 3 | | | |

Note: For SPI/SQI master timing information, refer to Section 9.6.8, SPI/SQI Master Timing.

7.2 SMBus/I²C Master/Slave Interfaces

The device provides three independent SMBus/I²C controllers (Slave, Master, and Power Delivery Master) which can be used to access internal device run time registers or program the internal OTP memory. The device contains two 128 byte buffers to enable simultaneous master/slave operation and to minimize firmware overhead in processed I²C packets. The I²C interfaces support 100KHz Standard-mode (Sm) and 400KHz Fast Mode (Fm) operation. Additionally, the Power Delivery I²C interface (PD_I2C_CLK/PD_I2C_DATA) also supports the 1MHz Fast-mode Plus (Fm+) mode of operation.

The SMBus/ I^2 C interfaces are assigned to programmable pins (PFx) and therefore the device must be programmed into specific configurations to enable specific interfaces. Refer to Section 3.3.4, PF[31:2] Configuration (CFG_STRAP[2:1]) for additional information.

Note: For SMBus/I²C timing information, refer to Section 9.6.5, SMBus Timing and Section 9.6.6, I2C Timing.

7.3 I²S Interface

The device provides an integrated I²S interface to facilitate the connection of digital audio devices. The I²S interface conforms to the voltage, power, and timing characteristics/specifications as set forth in the ℓ S-Bus Specification, and consists of the following signals:

I2S_SDI: Serial Data InputI2S_SDO: Serial Data Output

• I2S_SCK: Serial Clock

• I2S_LRCK: Left/Right Clock (SS/FSYNC)

• I2S_MCLK: Master Clock

• MIC DET: Microphone Plug Detect

Each audio connection is half-duplex, so I2S_SDO exists only on the transmit side and I2S_SDI exists only on the receive side of the interface. Some codecs refer to the Serial Clock (I2S_SCK) as Baud/Bit Clock (BCLK). Also, the Left/Right Clock is commonly referred to as LRC or LRCK. The I²S and other audio protocols refer to LRC as Word Select (WS).

The following codec is supported by the default settings:

· Analog Devices ADAU1961 (24-bit 48kHz)

Additional codecs are also supported with modifications to the configuration register settings. Use the following table as a guide for assessing I²S codec compatibility. For additional details on how to implement the necessary configuration settings, refer to the application note, "USB7002/USB705x I2S Operation".

TABLE 7-2: USB TO I2S

| Parameter | Supported Values |
|---|---|
| Sampling Frequency (fs) | 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz |
| MCLK Frequency. (Multiple of Sampling frequency) | From 1*fs to 1024*fs. MCLK can take continuous values also. However, the I2S LRCLK signal is derived from the MCLK source, so it is advisable to keep MCLK signal frequency "Even integer Multiple of Sampling frequency". |
| Audio Sample size | 16-bits/sample, 24-bits/sample, 32-bits/sample |
| I2S Audio Interface Format | I2S Mode, Left Justified Mode, Right Justified Mode |
| I2C Master Control Interface Frequency | 100kHz and 400kHz |
| Audio channels | Mono Mode and Stereo Mode |
| Enabling disabling the I2S- Bridge Interfaces | Audio Out only (Speaker Interface) Mode (Or) Audio IN only (Mic Interface) (Or) Enable both Audio IN and OUT interfaces (Or) Disable both Audio IN and Audio Out interfaces. |
| Enabling Disabling of Jack- Detection interface | Enable the Audio Jack-Insert detection HID interface / Disable the Jack detection interface. |

Note: For I²S timing information, refer to Section 9.6.7, I2S Timing. For detailed information on utilizing the I²S interface, refer to the application note "USB7002/USB705x I²S Operation", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

7.3.1 MODES OF OPERATION

The USB audio class operates in three ways: Asynchronous, Synchronous and Adaptive. There are also multiple operating modes, such as hi-res, streaming, etc.. Typically for USB devices, inputs such as microphones are Asynchronous, and output devices such as speakers are Adaptive. The hardware is set up to handle all three modes of operation. It is recommended that the following configuration be used: Asynchronous IN; Adaptive OUT; 48Khz streaming mode; Two channels: 16 bits per channel.

7.3.1.1 Asynchronous IN 48KHz Streaming

In this mode, the codec sampling clock is set to 48Khz based on the local oscillator. This clock is never changed. The data from the codec is fed into the input FIFO. Since the sampling clock is asynchronous to the host clock, the amount of data captured in every USB frame will vary. This issue is left for the host to handle. The input FIFO has two markers, a low water mark (THRESHOLD_LOW_VAL), and a high water mark (THRESHOLD_HIGH_VAL). There are three registers to determine how much data to send back in each frame. If the amount of data in the FIFO exceeds the high water mark, then HI_PKT_SIZE worth of data is sent. If the data is between the high and low water mark, the normal MID_P-KT_SIZE amount of data is sent. If the data is below the low water mark, LO_PKT_SIZE worth of data is sent.

7.3.1.2 Adaptive OUT 48KHz Streaming

In this mode, the codec sampling clock is initially set to 48Khz based on the local oscillator. The host data is fed into the OUT FIFO. The host will send the same amount of data on every frame, i.e. 48KHz of data based on the host clock. The codec sampling clock is asynchronous to the host clock. This will cause the amount of data in the OUT FIFO to vary. If the amount of data in the FIFO exceeds the high water mark, then the sampling clock is increased. If the data is between the high and low water mark, the sampling clock does not change. If the data is below the low water mark, the sampling clock is decreased.

7.3.1.3 Synchronous Operation

For synchronous operation, the internal clock must be synchronized with the host SOF. The Frame SOF is nominally 1mS. Since there is significant jitter in the SOFs, there is circuitry provided to measure the SOFs over a long period of time to get a more accurate reading. The calculated host frequency is used to calculate the codec sampling clock.

7.4 UART Interface

The device incorporates a configurable universal asynchronous receiver/transmitter (UART) that is functionally compatible with the NS 16550AF, 16450, 16450 ACE registers and the 16C550A. The UART performs serial-to-parallel conversion on received characters and parallel-to-serial conversion on transmit characters. Two sets of baud rates are provided: 24 Mhz and 16 MHz. When the 24 Mhz source clock is selected, standard baud rates from 50 to 115.2 K are available. When the source clock is 16 MHz, baud rates from 125 K to 1,000 K are available. The character options are programmable for the transmission of data in word lengths of from five to eight, 1 start bit; 1, 1.5 or 2 stop bits; even, odd, sticky or no parity; and prioritized interrupts. The UART contains a programmable baud rate generator that is capable of dividing the input clock or crystal by a number from 1 to 65535. The UART is also capable of supporting the MIDI data rate.

The UART interface is assigned to programmable pins (**PF***x*) and therefore the device must be programmed into specific configurations to enable the interface. Refer to Section 3.3.4, PF[31:2] Configuration (CFG_STRAP[2:1]) for additional information.

7.4.1 TRANSMIT OPERATION

Transmission is initiated by writing the data to be sent to the TX Holding Register or TX FIFO (if enabled). The data is then transferred to the TX Shift Register together with a start bit and parity and stop bits as determined by settings in the Line Control Register. The bits to be transmitted are then shifted out of the TX Shift Register in the order Start bit, Data bits (LSB first), Parity bit, Stop bit, using the output from the Baud Rate Generator (divided by 16) as the clock.

If enabled, a TX Holding Register Empty interrupt will be generated when the TX Holding Register or the TX FIFO (if enabled) becomes empty.

When FIFOs are enabled (i.e. bit 0 of the FIFO Control Register is set), the UART can store up to 16 bytes of data for transmission at a time. Transmission will continue until the TX FIFO is empty. The FIFO's readiness to accept more data is indicated by interrupt.

7.4.2 RECEIVE OPERATION

Data is sampled into the RX Shift Register using the Receive clock, divided by 16. The Receive clock is provided by the Baud Rate Generator. A filter is used to remove spurious inputs that last for less than two periods of the Receive clock. When the complete word has been clocked into the receiver, the data bits are transferred to the RX Buffer Register or to the RX FIFO (if enabled) to be read by the CPU. (The first bit of the data to be received is placed in bit 0 of this register.) The receiver also checks that the parity bit and stop bits are as specified by the Line Control Register.

If enabled, an RX Data Received interrupt will be generated when the data has been transferred to the RX Buffer Register or, if FIFOs are enabled, when the RX Trigger Level has been reached. Interrupts can also be generated to signal RX FIFO Character Timeout, incorrect parity, a missing stop bit (frame error) or other Line Status errors.

When FIFOs are enabled (i.e. bit 0 of the FIFO Control Register is set), the UART can store up to 16 bytes of received data at a time. Depending on the selected RX Trigger Level, interrupt will go active to indicate that data is available when the RX FIFO contains 1, 4, 8 or 14 bytes of data.

8.0 FUNCTIONAL DESCRIPTIONS

This section details various USB7051 functions, including:


- · Downstream Battery Charging
- Port Power Control
- · Power Delivery
- · CC Pin Orientation and Detection
- PortSplit
- FlexConnect
- · USB to GPIO Bridging
- USB to GPIO Bridging
- · USB to I2C Bridging
- USB to SPI Bridging
- USB to UART Bridging
- · Link Power Management (LPM)
- Resets

Note: FlexConnect, Mini-host and MHB are not available in the USB7051. The firmware behavior for any of these commands is undefined.

8.1 Downstream Battery Charging

The device can be configured by an OEM to have any of the downstream ports support battery charging. The hub's role in battery charging is to provide acknowledgment to a device's query as to whether the hub system supports USB battery charging. The hub silicon does not provide any current or power FETs or any additional circuitry to actually charge the device. Those components must be provided externally by the OEM.

FIGURE 8-1: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the OEM provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply from the device. This indication, via the PRT_CTLx pins, is on a per port basis. For example, the OEM can configure two ports to support battery charging through high current power FETs and leave the other two ports as standard USB ports.

The port control signals are assigned to programmable pins (**P**Fx) and therefore the device must be programmed into specific configurations to enable the signals. Refer to Section 3.3.4, PF[31:2] Configuration (CFG_STRAP[2:1]) for additional information.

For detailed information on utilizing the battery charging feature, refer to the application note "USB Battery Charging with Microchip USB7002 and USB705x Hubs", which can be found on the Microchip USB7051 product page www.microchip.com/USB7051.

Note: This feature requires an external firmware to work on all the downstream ports. The default ROM will support battery charging only on native Type-C/legacy ports.

8.2 Port Power Control

Port power and over-current sense share the same pin (PRT_CTLx) for each port. These functions can be controlled directly from the USB hub, or via the processor.


Note: The **PRT_CTL**x function is assigned to programmable function pins (**PF**x) via configuration straps. Refer to Section 3.3.4, PF[31:2] Configuration (CFG_STRAP[2:1]) for additional information.

Note: The port power control for the USB 2.0 and USB 3.2 portions of a specific port can also be individually controlled via the PortSplit function. Refer to Section 8.5, PortSplit for additional information.

8.2.1 PORT POWER CONTROL USING USB POWER SWITCH

When operating in combined mode, the device will have one port power control and over-current sense pin for each downstream port. When disabling port power, the driver will actively drive a '0'. To avoid unnecessary power dissipation, the pull-up resistor will be disabled at that time. When port power is enabled, it will disable the output driver and enable the pull-up resistor, making it an open drain output. If there is an over-current situation, the USB Power Switch will assert the open drain OCS signal. The Schmidt trigger input will recognize that as a low. The open drain output does not interfere. The over-current sense filter handles the transient conditions such as low voltage while the device is powering up.

FIGURE 8-2: PORT POWER CONTROL WITH USB POWER SWITCH



8.2.1.1 Port Power Control Using Poly Fuse

When using the device with a poly fuse, there is no need for an output power control. A single port power control and over-current sense for each downstream port is still used from the Hub's perspective. When disabling port power, the driver will actively drive a '0'. This will have no effect as the external diode will isolate pin from the load. When port power is enabled, it will disable the output driver and enable the pull-up resistor. This means that the pull-up resistor is providing 3.3 volts to the anode of the diode. If there is an over-current situation, the poly fuse will open. This will cause the cathode of the diode to go to 0 volts. The anode of the diode will be at 0.7 volts, and the Schmidt trigger input will register this as a low resulting in an over-current detection. The open drain output does not interfere.




FIGURE 8-3: PORT POWER CONTROL USING A POLY FUSE

8.3 Power Delivery

Power Delivery (PD) defines a mechanism for USB devices to negotiate for additional current and/or higher or lower voltages from VBUS than are defined in the original USB 2.0, USB 3.0, or BC 1.2 specifications. The standard allows a maximum supply of 100 W.

Devices obtain the power required to operate from VBUS and have the ability to negotiate power levels with external power sources. A half-duplex protocol has been developed for power providers and consumers to negotiate power over VBUS via a modulation scheme. This serial connection has a data rate of approximately 400 kbps.

USB Power Delivery Specification v3.0 defines a mechanism in which the hub shall support the capability to return the PD specific capabilities of a device that is attached to any of its PD enabled downstream ports. Therefore, a mechanism is provided in which the USB7051 is able to extract the capabilities of the device from the port power controller and supply this information to the hub.

The USB7051 supports USB Power Delivery with up to 100W of power and Alternate Modes on the upstream port. Native basic Type-C with integrated CC logic is supported on two of the downstream ports. The USB Power Delivery firmware stack is executed within the hub and controls up to two Microchip UPD360/UPD350 (or equivalent) companion Type-C controllers. The two downstream Type-C ports include internal USB 3.2 Gen 1 multiplexers; no external multiplexer is required for Type-C support.

All Power Delivery messages from the USB Host are handled in firmware. Each PD message is stored in a buffer for the firmware to read. Responses are sent from a buffer populated by firmware. All PD class-specific requests are supported (GetBatteryStatus, SetPDFeature) as well as four USB device requests (WRITE_REG, READ_REG, WRITE_MEM, READ_MEM).

For detailed information on utilizing the Power Delivery feature, refer to the application note "Power Delivery with Microchip USB705x Hubs", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

Note: The USB7051 hub internally manages the protocol and policy for each USB Power Delivery port, and controls external power circuitry via a companion UPD350 controller.

The USB7051 requires a serially-connected SPI Flash to contain the application-specific firmware, otherwise functions such as Power Delivery will have minimal functionality. Refer to the "Configuration of the USB7002/USB705x" application note for additional information.

8.4 CC Pin Orientation and Detection

The device provides CC1 and CC2 pins on all Type-C ports for cable plug orientation and detection of a USB Type-C receptacle. The device also integrates a comparator and DAC circuit to implement Type-C attach and detach functions, which supports up to eight programmable thresholds for attach detection between a UFP and DFP. When operating as a UFP, the device supports detecting changes in the DFP's advertised thresholds. Default nominal values for the thresholds detected by the CC comparator are:

0.20 V

Note:

- 0.40 V
- 0.66 V
- 0.80 V
- 1.23 V
- 1.60 V
- 2.60 V

When operating as a DFP, the device implements current sources to advertise current charging capabilities on both CC pins. When a UFP connection is established, the current driven across the CC pins creates a voltage across the UFP's Rd pull-down that can be detected by the integrated CC comparator. When connected to an active cable, an alternative pull-down, Ra, appears on the CC pin.

When operating as a UFP, the device applies an Rd pull-down on both CC lines and waits for a DFP connection from the assertion of VBUS. The CC comparator is used to determine the advertised current charger capabilities supported by the DFP.

VCONN is a 5V supply used to power circuitry in the USB Type-C plug that is required to implement Electronically Marked Cables. By default the DFP always sources VCONN when connected to an active cable. The USB7051 requires the use of two external VCONN FETs. The device provides the enables for these FETs, and can detect an OCS by monitoring the output voltage of the FET via the CC pins.

The device also implements a comparator for determining when a VBUS is within a programmed range, vSafe5V or vSafe0V. VBUS is divided down externally to provide a nominal 3.3V at the VBUS_MON pin. For a DFP, the VBUS comparator is useful to detect when VBUS is within the desired range per power delivery negotiations. For a UFP, the VBUS comparator is utilized to determine when a DFP is attached or detached. It may also use the comparator to determine when VBUS is within a new voltage range per power delivery negotiations.

Note: The native USB Type-C functionality (including CC pin orientation and detection features) is managed autonomously by the USB7051.

8.5 PortSplit

The PortSplit feature allows the USB 2.0 and USB 3.2 PHYs associated with any downstream port to be operationally separated. The intention of this feature is to allow a system designer to connect an embedded USB 3.x device to the USB 3.2 PHY, while allowing the USB 2.0 PHY to be used as either a standard USB 2.0 port or with a separate embedded USB 2.0 device. PortSplit can be configured via OTP/SMBus. By default, all ports are configured to non-split mode.

When PortSplit is disabled on a specific port, the corresponding PRT_CTLx pin controls both the USB 2.0 and USB 3.2 portions of the port (port power and overcurrent condition). When PortSplit is enabled on a specific port, the corresponding PRT_CTLx pin controls the USB 2.0 portion of the port, and the corresponding PRT_CTLx_U3 pin controls the USB 3.2 portion of the port.

8.6 FlexConnect

The device allows the upstream port to be swapped with any downstream port, enabling any USB port to assume the role of USB host at any time during hub operation. This host role exchange feature is called FlexConnect. Additionally, the USB 2.0 ports can be flexed independently of the USB 3.2 ports.

This functionality can be used in two primary ways:

- Host Swapping: This functionality can be achieved through a hub wherein a host and device can agree to swap
 the host/device relationship; The host becomes a device, and the device becomes a host.
- 2. **Host Sharing:** A USB ecosystem can be shared between multiple hosts. Note that only 1 host may access to the USB tree at a time.

FlexConnect can be enabled through any of the following three methods:

- I²C Control: The embedded I²C slave can be used to control the state of the FlexConnect feature through basic write/read operations.
- USB Command: FlexConnect can be initiated via a special USB command directed to the hub's internal Hub Feature Controller device.
- Direct Pin Control: Any available GPIO pin on the hub can be assigned the role of a FlexConnect control pin.

For detailed information on utilizing the FlexConnect feature, refer to the application note "USB7002/USB705x FlexConnect Operation", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

8.7 USB to GPIO Bridging

The USB to GPIO bridging feature provides system designers expanded system control and potential BOM reduction. General Purpose Input/Outputs (GPIOs) may be used for any general 3.3V level digital control and input functions.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- · Set the direction of the GPIO (input or output)
- · Enable a pull-up resistor
- · Enable a pull-down resistor
- · Read the state
- · Set the state

For detailed information on utilizing the USB to GPIO bridging feature, refer to the application note "USB to GPIO Bridging with Microchip USB7002 and USB705x Hubs", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

8.8 USB to I²C Bridging

The USB to I^2C bridging feature provides system designers expanded system control and potential BOM reduction. The use of a separate USB to I^2C device is no longer required and a downstream USB port is not lost, as occurs when a standalone USB to I^2C device is implemented.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- Configure I²C Pass-Through Interface
- I²C Write
- I²C Read

For detailed information on utilizing the USB to I^2C bridging feature, refer to the application note "USB to I^2C Bridging with Microchip USB7002 and USB705x Hubs", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

8.9 USB to SPI Bridging

The USB to SPI bridging feature provides system designers expanded system control and potential BOM reduction. The use of a separate USB to SPI device is no longer required and a downstream USB port is not lost, as occurs when a standalone USB to SPI device is implemented.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- · Enable SPI Pass-Through Interface
- · SPI Write/Read
- · Disable SPI Pass-Through Interface

For detailed information on utilizing the USB to SPI bridging feature, refer to the application note "USB to SPI Bridging with Microchip USB7002 and USB705x Hubs", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

8.10 USB to UART Bridging

The USB to UART bridging feature provides system designers with expanded system control and potential BOM reduction. When using Microchip's USB hubs, a separate USB to UART device is no longer required and a downstream USB port is not lost, as occurs when a standalone USB to UART device is implemented.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- · Enable/Disable UART Interface
- · Set UART Interface Baud Rate
- · UART Write
- · UART Read

For detailed information on utilizing the USB to UART bridging feature, refer to the application note "USB to UART Bridging with Microchip USB7002 and USB705x Hubs", which can be found on the Microchip USB7051 product page at www.microchip.com/USB7051.

8.11 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-1.

TABLE 8-1: LPM STATE DEFINITIONS

| State | Description | Entry/Exit Time to L0 |
|-------|--------------------|---|
| L2 | Suspend | Entry: ~3 ms Exit: ~2 ms (from start of RESUME) |
| L1 | Sleep | Entry: <10 us Exit: <50 us |
| L0 | Fully Enabled (On) | - |

8.12 Resets

The device includes the following chip-level reset sources:

- · Power-On Reset (POR)
- External Chip Reset (RESET_N)
- · USB Bus Reset

8.12.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 9.6.2, Power-On and Configuration Strap Timing.

8.12.2 EXTERNAL CHIP RESET (RESET_N)

A valid hardware reset is defined as assertion of **RESET_N**, after all power supplies are within operating range, per the specifications in Section 9.6.3, Reset and Configuration Strap Timing. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET_N causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- 4. The external crystal oscillator is halted.
- 5. The PLL is halted.

Note: All power supplies must have reached the operating levels mandated in Section 9.2, Operating Conditions**, prior to (or coincident with) the assertion of RESET_N.

8.12.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

- 1. Sets default address to 0.
- 2. Sets configuration to Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- Complies with the USB Specification for behavior after completion of a reset sequence.

The host then configures the device in accordance with the USB Specification.

Note: The device does not propagate the upstream USB reset to downstream devices.

9.0 OPERATIONAL CHARACTERISTICS

9.1 Absolute Maximum Ratings*

| +1.2 V Supply Voltage (VDD12) (Note 1) | 0.5 V to +1.32 V |
|--|-----------------------|
| +3.3 V Supply Voltage (VDD33) (Note 1) | 0.5 V to +4.6 V |
| Positive voltage on input signal pins, with respect to ground (Note 2) | +4.6 V |
| Negative voltage on input signal pins, with respect to ground | 0.5 V |
| Positive voltage on XTALI/CLK_IN, with respect to ground | +3.63 V |
| Positive voltage on USB DP/DM signal pins, with respect to ground | +6.0 V |
| Positive voltage on USB 3.2 Gen 1 USB3UP_xxxx and USB3DN_xxxx signal pins, with respec | ect to ground1.32 V |
| Storage Temperature | 55°C to +150°C |
| Junction Temperature | +125°C |
| Lead Temperature RangeRefer to | JEDEC Spec. J-STD-020 |
| HBM ESD Performance | +/-3 kV |

- 1: When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.
- 2: This rating does not apply to the following pins: All USB DM/DP pins, XTAL1/CLK_IN, and XTALO

9.2 Operating Conditions**

| +1.2 V Supply Voltage (VDD12) | +1.08 V to +1.32 V |
|--|--------------------|
| +3.3 V Supply Voltage (VDD33) | +3.0 V to +3.6 V |
| Input Signal Pins Voltage (Note 2) | 0.3 V to +3.6 V |
| XTALI/CLK_IN Voltage | 0.3 V to +3.6 V |
| USB 2.0 DP/DM Signal Pins Voltage | 0.3 V to +5.5 V |
| USB 3.2 Gen 1 USB3UP_xxxx and USB3DN_xxxx Signal Pins Voltage | 0.3 V to +1.32 V |
| Ambient Operating Temperature in Still Air (T _A) | Note 3 |
| +1.2 V Supply Voltage Rise Time (T _{RT} in Figure 9-1) | 5ms |
| +3.3 V Supply Voltage Rise Time (T _{RT} in Figure 9-1) | 5ms |
| 3: 0°C to +70°C for commercial version, -40°C to +85°C for industrial version. | |

^{**}Proper operation of the device is ensured only within the ranges specified in this section.

Note: Do not drive input signals without power supplied to the device.

^{*}Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 9.2, Operating Conditions**, Section 9.5, DC Specifications, or any other applicable section of this specification is not implied.

FIGURE 9-1: SUPPLY RISE TIME MODEL

Note: The Power Supply Rise time requirement does not apply if the RESET_N signal is held low during power on and released after power levels rise and stabilize above the power on thresholds, or if the RESET_N signal is toggled after power supplies become stable.

9.3 Package Thermal Specifications

TABLE 9-1: PACKAGE THERMAL PARAMETERS

| Symbol | °C/W | Velocity (Meters/s) |
|---------------|------|---------------------|
| Θ_{JA} | 19 | 0 |
| | 16 | 1 |
| Ψ_{JT} | 0.1 | 0 |
| | 0.1 | 1 |
| Θ_{JC} | 1.3 | 0 |
| | 1.3 | 1 |

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESDN51. For industrial applications, the USB7051 requires multi-layer 2S4P PCB power dissipation.

9.4 Power Consumption

This section details the power consumption of the device as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

TABLE 9-2: DEVICE POWER CONSUMPTION

| | Typica | al (mA) | Typical Power |
|--|--------|---------|---------------|
| | VDD12 | VDD33 | (mW) |
| Global Suspend | 39 | 26 | 132 |
| No VBUS | 37 | 22 | 117 |
| Reset/Standby | 2 | 0 | 3 |
| Idle | 62 | 34 | 187 |
| Active Idle | 601 | 71 | 957 |
| SuperSpeed Active Operation | | | • |
| 3 SuperSpeed Active Ports | 601 | 68 | 944 |
| 2 SuperSpeed Active Ports | 477 | 61 | 774 |
| 1 SuperSpeed Active Port | 363 | 54 | 614 |
| Hi-Speed Active Operation | | | • |
| 4 Hi-Speed Active Ports | 67 | 51 | 249 |
| 3 Hi-Speed Active Ports | 66 | 47 | 235 |
| 2 Hi-Speed Active Ports | 65 | 42 | 217 |
| 1 Hi-Speed Active Port | 63 | 38 | 202 |
| Full-Speed Active Operation | | | • |
| 4 Full-Speed Active Ports | 63 | 37 | 198 |
| 3 Full-Speed Active Ports | 62 | 37 | 196 |
| 2 Full-Speed Active Ports | 62 | 36 | 194 |
| 1 Full-Speed Active Port | 62 | 35 | 190 |
| Mixed SuperSpeed / Hi-Speed Active Operation | | • | · |
| 3 SS / 1 HS Active Ports | 602 | 72 | 960 |

9.5 DC Specifications

TABLE 9-3: I/O DC ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Min | Typical | Max | Units | Notes |
|--|------------------|-----------|---------|------|-------|--------------------------|
| I Type Input Buffer | | | | | | |
| Low Input Level | V_{IL} | | | 0.9V | V | |
| High Input Level | V_{IH} | 1.25 | | | V | |
| IS Type Input Buffer | | | | | | |
| Low Input Level | V_{IL} | | | 0.9V | V | |
| High Input Level | V_{IH} | 1.25 | | | V | |
| Schmitt Trigger Hysteresis (V _{IHT} - V _{ILT}) | V _{HYS} | 100 | 160 | 240 | mV | |
| O12 Type Output Buffer | | | | | | |
| Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 12 mA |
| High Output Level | V_{OH} | VDD33-0.4 | | | V | I _{OH} = -12 mA |
| OD12 Type Output Buffer | | | | | | |
| Low Output Level | V _{OL} | | | 0.4 | V | I _{OL} = 12 mA |
| ICLK Type Input Buffer (XTALI Input) | | | | | | Note 4 |
| Low Input Level | V_{IL} | | | 0.35 | V | |
| High Input Level | V_{IH} | 0.9 | | 1.2 | V | |
| IO-U Type Buffer (See Note 5) | | | | | | Note 5 |

^{4:} XTALI can optionally be driven from a 25 MHz singled-ended clock oscillator.

^{5:} Refer to the USB 3.2 Gen 1 Specification for USB DC electrical characteristics.

9.6 AC Specifications

This section details the various AC timing specifications of the device.

9.6.1 POWER SUPPLY AND RESET_N SEQUENCE TIMING

Figure 9-2 illustrates the recommended power supply sequencing and timing for the device. VDD33 should rise after or at the same rate as VDD12. Similarly, RESET_N and/or VBUS_DET should rise after or at the same rate as VDD33. VBUS_DET and RESET_N do not have any other timing dependencies.

FIGURE 9-2: POWER SUPPLY AND RESET_N SEQUENCE TIMING




TABLE 9-4: POWER SUPPLY AND RESET_N SEQUENCE TIMING

| Symbol | Description | Min | Тур | Max | Units |
|--------------------|-------------------------------------|-----|-----|-----|-------|
| t _{VDD33} | VDD12 to VDD33 rise time | 0 | | | ms |
| t _{reset} | VDD33 to RESET_N/VBUS_DET rise time | 0 | | | ms |

9.6.2 POWER-ON AND CONFIGURATION STRAP TIMING

Figure 9-3 illustrates the configuration strap valid timing requirements in relation to power-on, for applications where \mathbf{RESET}_{N} is not used at power-on. In order for valid configuration strap values to be read at power-on, the following timing requirements must be met. The operational levels (V_{opp}) for the external power supplies are detailed in Section 9.2, Operating Conditions**.

FIGURE 9-3: POWER-ON CONFIGURATION STRAP VALID TIMING




TABLE 9-5: POWER-ON CONFIGURATION STRAP LATCHING TIMING

| Symbol | Description | Min | Тур | Max | Units |
|------------------|--|-----|-----|-----|-------|
| t _{csh} | Configuration strap hold after external power supplies at operational levels | 1 | | | ms |

Device configuration straps are also latched as a result of RESET_N assertion. Refer to Section 9.6.3, Reset and Configuration Strap Timing for additional details.

9.6.3 RESET AND CONFIGURATION STRAP TIMING

Figure 9-4 illustrates the RESET_N pin timing requirements and its relation to the configuration strap pins. Assertion of RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to Section 8.12, Resets for additional information on resets. Refer to Section 3.3, Configuration Straps and Programmable Functions for additional information on configuration straps.

FIGURE 9-4: RESET_N CONFIGURATION STRAP TIMING




TABLE 9-6: RESET_N CONFIGURATION STRAP TIMING

| Symbol | Description | Min | Тур | Max | Units |
|--------------------|---|-----|-----|-----|-------|
| t _{rstia} | RESET_N input assertion time | 5 | | | μS |
| t _{csh} | Configuration strap pins hold after RESET_N deassertion | 1 | | | ms |

Note: The clock input must be stable prior to RESET_N deassertion.

Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 9.6.2, Power-On and Configuration Strap Timing apply.

9.6.4 USB TIMING

All device USB signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus Specification*. Please refer to the *Universal Serial Bus Revision 3.2 Specification*, available at http://www.usb.org/developers/docs.

9.6.5 SMBUS TIMING

All device SMBus signals conform to the voltage, power, and timing characteristics/specifications as set forth in the System Management Bus Specification. Please refer to the System Management Bus Specification, Version 1.0, available at http://smbus.org/specs.

9.6.6 I²C TIMING

All device I^2C signals conform to the 100KHz Standard-mode (Sm) and 400KHz Fast Mode (Fm) voltage, power, and timing characteristics/specifications as set forth in the I^2C -Bus Specification. Additionally, the Power Delivery I^2C interface (PD_I2C_CLK/PD_I2C_DATA) also supports the 1MHz Fast-mode Plus (Fm+) mode of operation. Please refer to the I^2C -Bus Specification, available at http://www.nxp.com/documents/user manual/UM10204.pdf.

9.6.7 I^2S TIMING

All device I^2S signals conform to the voltage, power, and timing characteristics/specifications as set forth in the I^2S -Bus Specification. Please refer to the I^2S -Bus Specification, available at http://www.nxp.com/acrobat_download/various/ I2SBUS.pdf.

9.6.8 SPI/SQI MASTER TIMING

This section specifies the SPI/SQI master timing requirements for the device.

FIGURE 9-5: SPI/SQI MASTER TIMING




TABLE 9-7: SPI/SQI MASTER TIMING (30 MHZ OPERATION)

| Symbol | Description | Min | Тур | Max | Units |
|------------------|---|-----|-----|-----|-------|
| t _{fc} | Clock frequency | | | 30 | MHz |
| t _{ceh} | Chip enable (SPI_CE_N) high time | 100 | | | ns |
| t _{clq} | Clock to input data | | | 13 | ns |
| t _{dh} | Input data hold time | 0 | | | ns |
| t _{os} | Output setup time | 5 | | | ns |
| t _{oh} | Output hold time | 5 | | | ns |
| t _{ov} | Clock to output valid | 4 | | | ns |
| t _{cel} | Chip enable (SPI_CE_N) low to first clock | 12 | | | ns |
| t _{ceh} | Last clock to chip enable (SPI_CE_N) high | 12 | | | ns |

TABLE 9-8: SPI/SQI MASTER TIMING (60 MHZ OPERATION)


| Symbol | Description | Min | Тур | Max | Units |
|------------------|---|-----|-----|-----|-------|
| t _{fc} | Clock frequency | | | 60 | MHz |
| t _{ceh} | Chip enable (SPI_CE_N) high time | 50 | | | ns |
| t _{clq} | Clock to input data | | | 9 | ns |
| t _{dh} | Input data hold time | 0 | | | ns |
| t _{os} | Output setup time | 5 | | | ns |
| t _{oh} | Output hold time | 5 | | | ns |
| t _{ov} | Clock to output valid | 4 | | | ns |
| t _{cel} | Chip enable (SPI_CE_N) low to first clock | 12 | | | ns |
| t _{ceh} | Last clock to chip enable (SPI_CE_N) high | 12 | | | ns |

9.7 Clock Specifications

The device can accept either a 25MHz crystal or a 25MHz single-ended clock oscillator input. If the single-ended clock oscillator method is implemented, XTALO should be left unconnected and XTALI/CLK_IN should be driven with a nominal 0-3.3V clock signal. The input clock duty cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). The following circuit design (Figure 9-6) and specifications (Table 9-9) are required to ensure proper operation.

FIGURE 9-6: 25MHZ CRYSTAL CIRCUIT



9.7.1 CRYSTAL SPECIFICATIONS

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). Refer to Table 9-9 for the recommended crystal specifications.

TABLE 9-9: CRYSTAL SPECIFICATIONS

| Parameter | Symbol | Min | Nom | Max | Units | Notes |
|-------------------------------|-------------------|---------|----------------|--------|-------|--------|
| Crystal Cut | | | AT, typ | | | |
| Crystal Oscillation Mode | | Fun | damental Mode | 9 | | |
| Crystal Calibration Mode | | Paralle | el Resonant Mo | ode | | |
| Frequency | F_{fund} | - | 25.000 | - | MHz | |
| Frequency Tolerance @ 25°C | F _{tol} | - | - | ±50 | PPM | |
| Frequency Stability Over Temp | F _{temp} | - | - | ±50 | PPM | |
| Frequency Deviation Over Time | F _{age} | - | ±3 to 5 | - | PPM | Note 6 |
| Total Allowable PPM Budget | | - | - | ±100 | PPM | |
| Shunt Capacitance | Co | - | 7 typ | - | pF | |
| Load Capacitance | C _L | - | 20 typ | - | pF | |
| Drive Level | P_{W} | 100 | - | - | uW | |
| Equivalent Series Resistance | R ₁ | - | - | 60 | Ω | |
| Operating Temperature Range | | Note 7 | - | Note 8 | °C | |
| XTALI/CLK_IN Pin Capacitance | | - | 3 typ | - | pF | Note 9 |
| XTALO Pin Capacitance | | - | 3 typ | - | pF | Note 9 |

- 6: Frequency Deviation Over Time is also referred to as Aging.
- 7: 0 °C for commercial version, -40 °C for industrial version.
- 8: +70 °C for commercial version, +85 °C for industrial version.
- **9:** This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The XTALI/CLK_IN pin, XTALO pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. These two external load capacitors determine the accuracy of the 25.000 MHz frequency.

9.7.2 EXTERNAL REFERENCE CLOCK (CLK IN)


When using an external reference clock, the following input clock specifications are suggested:

- 25 MHz
- 50% duty cycle ±10%, ±100 ppm
- Jitter < 100 ps RMS

10.0 PACKAGE OUTLINE


Note: For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.

FIGURE 10-1: 100-VQFN PACKAGE (DRAWING)



Note: For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.

FIGURE 10-2: 100-VQFN PACKAGE (DIMENSIONS)



| Units | | MILLIMETERS | | |
|-------------------------|----|-------------|-----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Terminals | N | 100 | | |
| Pitch | е | 0.40 BSC | | |
| Overall Height | Α | 0.80 | 0.85 | 0.90 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | 0.203 REF | | |
| Overall Length | D | | 12.00 BSC | |
| Exposed Pad Length | D2 | 7.90 | 8.00 | 8.10 |
| Overall Width | Е | 12.00 BSC | | |
| Exposed Pad Width | E2 | 7.90 | 8.00 | 8.10 |
| Terminal Width | b | 0.15 | 0.20 | 0.25 |
| Terminal Length | L | 0.50 | 0.60 | 0.70 |
| Terminal-to-Exposed-Pad | K | 1.30 | - | - |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

 ${\tt BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-407 Rev B Sheet 2 of 2

Note: For the most current package drawings, see the Microchip Packaging Specification at:

http://www.microchip.com/packaging.

FIGURE 10-3: 100-VQFN PACKAGE (LAND-PATTERN)



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|----------------------------------|----|-------------|-------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | 0.40 BSC | | |
| Optional Center Pad Width | X2 | | | 8.10 |
| Optional Center Pad Length | Y2 | | | 8.10 |
| Contact Pad Spacing | C1 | | 11.70 | |
| Contact Pad Spacing | C2 | | 11.70 | |
| Contact Pad Width (X100) | X1 | | | 0.20 |
| Contact Pad Length (X100) | Y1 | | | 1.05 |
| Contact Pad to Center Pad (X100) | G1 | 0.20 | | |
| Thermal Via Diameter | ٧ | | 0.33 | |
| Thermal Via Pitch | EV | | 1.20 | |

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2407A

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY


| Revision Level & Date | Section/Figure/Entry | Correction | | | |
|------------------------|--|--|--|--|--|
| DS00002673E (08-03-20) | USB Implementation Forum numbering update: "USB 3.1" changed to "USB 3.2"; title modified. | | | | |
| | Section 3.1, Pin Assignments | Pin reset states added to table. | | | |
| | Section 9.0, Operational Characteristics | Note added following Figure 9-1: "The Power Supply Rise time requirement does not apply if the RESET_N signal is held low during power on and released after power levels rise and stabilize above the power on thresholds, or if the RESET_N signal is toggled after power supplies become stable." | | | |
| | Section 9.2, Operating Conditions** | +1.2 V Supply Voltage Rise Time > Increased from 400us to 5ms +3.3 V Supply Voltage Rise Time > Increased from 400us to 5ms | | | |
| | Table 9-3, "I/O DC Electrical Characteristics" | Note 4 deleted, replaced with 0.9V in both instances. | | | |
| DS00002673D (04-02-20) | 673D (04-02-20) • Sales Listing page updated | | | | |
| , | Chapter 3, Revision Level in footer corrected | | | | |
| | Trademark symbol corrected | | | | |
| DS00002673C (08-13-19) | Section 2.1, General Description | Updated last sentence of the first para- graph for greater clarity. | | | |
| | Document Title | Title modified changing "Controller" to "PD Smart" | | | |
| | Key Benefits on cover | "USB Power Delivery Billboard Device Support" bullet removed Added TID data | | | |
| | Table 3-5, Table 3-6 | Changed PF12 from PRT_CTL5_U3 to PRT_CTL3_U3 | | | |
| | | Changed PF13 from PRT_CTL5 to PRT_CTL3 | | | |
| | | Changed PF16 from PRT_CTL2 to PRT_CTL4 | | | |
| | | Updated programmable functions descriptions table to match new assigned PRT_CTLx and PRT_CTLx_U3 numbers. | | | |
| | Section 3.4, Physical and Logical Port Mapping | Added new section with physical and logical port mapping. | | | |
| | Figure 2-1 | Updated internal PHY numbering to match physical port numbering detailed in new Section 3.4, Physical and Logical Port Mapping. | | | |
| | Figure 4-3, SMBus/I2C Connections | Updated suggested nominal external resistor values. Added note under figure: "Resistor values detailed in Figure 4-3 are suggestions. Optimal pull-up values may vary dependent on external factors." | | | |
| | Section 5.1.5, SMBus Check Stage (SMBUS_CHECK) | Updated second sentence: "If pull-ups are detected on both pins" | | | |

TABLE A-1: REVISION HISTORY (CONTINUED)

| Revision Level & Date | Section/Figure/Entry | Correction |
|------------------------|---|---|
| | Section 8.0, Functional Descriptions | Added note after bulleted list: "FlexConnect, Mini-host and MHB are not available in the USB7051. The firmware behavior for any of these commands is undefined." |
| | Section 8.1, Downstream Battery Charging | Added note to end of section: "This feature requires an external firmware to work on all the downstream ports. The default ROM will support battery charging only on native Type-C/legacy ports." |
| | Section 8.3, Power Delivery | Corrected typo in first note ("UPD250" changed to "UPD350") |
| DS00002673B (09-07-18) | All | Initial Release |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Examples:

-) USB7051/KDX Tray, 0°C to +70°C, 100-pin VQFN
- b) USB7051T/KDX
- Tape & reel, 0°C to +70°C, 100-pin VQFN
- c) USB7051-I/KDX
 - Tray, -40°C to +85°C, 100-pin VQFN
- d) USB7051T-I/KDX

Tape & reel, -40°C to +85°C, 100-pin VQFN

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.

Check with your Microchip Sales Office for package availability with the Tape and Reel option.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document

Technical support is available through the web site at: http://microchip.com/support

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLINK, MultTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkil, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522463269

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820