

1 Msps/500 kSPS, 14/12-Bit Differential Input SAR ADC

Features

- · Sample Rate (Throughput):
 - MCP33151D/41D-10: 1 Msps
 - MCP33151D/41D-05: 500 kSPS
- · 14/12-Bit Resolution with No Missing Codes
- · No Latency Output
- · Wide Operating Voltage Range:
 - Analog supply voltage (AV_{DD}): 1.8V
 - Digital input/output interface voltage (DV_{IO}): 1.7-5.5V
 - External reference voltage (V_{REF}): AV_{DD} 5.1V
- · Differential Input Operation
 - Input full-scale range: -V_{REF} to +V_{REF}
- · Ultra Low Current Consumption (typical):
 - During input acquisition (standby): ~1.5 μA
 - During conversion:
 MCP33151D/41D-10: ~0.66 mA
 MCP33151D/41D-05: ~0.33 mA
- · SPI-Compatible Serial Communication:
 - SCLK clock rate: up to 100 MHz
 - 3-wire with optional BUSY indicator
- ADC Self-Calibration for Offset, Gain, and Linearity Errors:
 - During power-up (automatic)
 - On-Demand via user's command during normal operation
- · Built In Data Accumulator
 - Integrate up to 1024 consecutive converted samples
 - Increase ENOB up to 18.5 bits by automatically averaging conversion results
- · AEC-Q100 Qualified:
 - Temperature grade 1: -40°C to +125°C
- Package Options: MSOP-10 and TDFN-10

Typical Applications


- · High-Precision Data Acquisition
- · Medical Instruments
- · Test Equipment
- · Electric Vehicle Battery Management Systems
- Motor Control Applications
- · Switch-Mode Power Supply Applications
- Battery-Powered Equipment

System Design Supports

The MCP331x1D-XX Evaluation Kit demonstrates the performance of the MCP331x1D-XX SAR ADC family devices. The evaluation kit includes: (a) MCP331x1D Evaluation Board, (b) PIC32MZ EF Curiosity Board for data collection, and (c) SAR ADC Utility PC GUI.

Contact Microchip Technology Inc. for the evaluation tools and the PIC32 firmware example codes.

Package Types




MCP331x1D-XX Device Offering (Note 1)

		Sample		Input Range		Perform	ance (T	ypical)	
Part Number	Resolution	Sample Rate	Input Type	(Differential)	SNR (dBFS)	SFDR (dB)	THD (dB)	INL (LSB)	DNL (LSB)
MCP33151D-10	14-bit	1 Msps	Differential	±5.1V	83.8	107.3	-104.7	±0.27	±0.11
MCP33141D-10	12-bit	1 Msps	Differential	±5.1V	73.8	100.0	-101.5	±0.07	±0.05
MCP33151D-05	14-bit	500 kSPS	Differential	±5.1V	83.7	103.8	-100.9	±0.27	±0.11
MCP33141D-05	12-bit	500 kSPS	Differential	±5.1V	73.8	99.8	-98.9	±0.07	±0.05

Note 1: SNR, SFDR, and THD are measured with f_{IN} = 10 kHz, V_{IN} = -1 dBFS, V_{REF} = 5.1V.

Application Diagram



Description

The MCP33151D/41D-10 and MCP33151D/41D-05 are fully-differential, 14-bit and 12-bit, single-channel, 1 Msps and 500 kSPS ADC family devices, respectively, featuring low power consumption and high performance, using a successive approximation register (SAR) architecture.

The device operates with an external voltage reference (V_{REF}) from AV_{DD} to 5.1V, which supports a wide range of input full-scale range from -V_{REF} to +V_{REF}. The reference voltage setting is independent of the analog supply voltage (AV_{DD}) . The conversion output is available through an easy-to-use simple SPI-compatible 3-wire interface.

The device requires a 1.8V analog supply voltage (AV_{DD}) and a 1.7V to 5.5V digital I/O interface supply voltage (DV_{IO}). The wide digital I/O interface supply (DV_{IO}) range (1.7-5.5V) allows the device to interface with most host devices (Master) available in the current industry such as the PIC32 microcontrollers, without using external voltage level shifters.

Once all supply voltages are connected, the device will power-up and perform an automatic calibration to minimize offset, gain and linearity errors. The automatic calibration takes place approximately 40 ms following power-up, and it is necessary to ensure that all power supplies are fully settled and stable after this time. See Section 4.3 "Power-Up Sequence and Auto-Calibration" for more details. The device performance stays stable across the specified temperature range. However, when extreme changes in the operating environment, such as in the reference voltage, are made with respect to the initial conditions (e.g. the reference voltage did not fully settle during the initial power-up sequence), the user may send a recalibrate command anytime to initiate another self-calibration and restore optimum performance.

When the initial power-up sequence is completed, the device enters a low-current input acquisition mode (also referred to as 'Standby mode'), where sampling capacitors are connected to the input pins.

During Standby, most of the internal analog circuitry is shutdown in order to reduce current consumption. Typically, the device consumes approximately 1.5 μ A during Standby. A new conversion is started on the rising edge of CNVST. When the conversion is complete and the host lowers CNVST, the output data is presented on SDO, and the device enters Standby to begin acquiring the next input sample. The user can clock out the ADC output data using the SPI-compatible serial clock during Standby.

The ADC system clock is generated by the internal on-chip clock, therefore the conversion is performed independent of the SPI serial clock (SCLK).

This device can be used for various high-speed and high-accuracy analog-to-digital data conversion applications, where design simplicity, low power, and no output latency are needed.

The device is AEC-Q100 qualified for automotive applications and operates over the extended temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C. The available package options are Pb-free small 3 mm × 3 mm TDFN-10 and MSOP-10.

1.0 KEY ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

External Analog Supply Voltage (AV _{DD})	0.3V to 2.0V
External Digital Supply Voltage (DV _{IO})	0.3V to 5.8V
External Reference Voltage (V _{REF})	0.3V to 5.8V
Analog Inputs w.r.t GND	0.3V to V _{REF} + 0.3V
Current at Input Pins	±2 mA
Current at Output and Supply Pins	±250 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature (T _J)	+150°C
ESD Protection on All Pins	≤ 4 kV HBM, ≤ 2 kV CDM

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.2 Electrical Specifications

TABLE 1-1: ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $AV_{DD} = 1.8\text{V}$, $DV_{IO} = 3.3\text{V}$, $V_{REF} = 5\text{V}$, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS sine wave, $f_{IN} = 10$ kHz, $C_{LOAD_SDO} = 20$ pF, $+25^{\circ}\text{C}$ is applied for typical values.

MCP331x1D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input (SCLK) = 60 MHz.

MCP331x1D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input (SCLK) = 30 MHz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Power Supply Requirements								
Analog Supply Voltage Range	AV_DD	1.7	1.8	1.9	V	Note 3		
Digital Input/Output Interface Voltage Range	DV _{IO}	1.7	_	5.5		Note 3		
Analog Supply Current at AV _{DD} Pin:								
During Conversion	I_{DDAN}	_	660	900	μΑ	f _S = 1 Msps (MCP331x1D-10)		
		_	330	600	μA	f _S = 500 kSPS (MCP331x1D-05)		
During Standby	I _{DDAN_STBY}	_	1.5	_	μA	During Input Acquisition (t _{ACQ})		
Average Digital Supply Current								
at DV _{IO} Pin:		_	400	_	μA	f _S = 1 Msps (MCP33151D-10)		
During Data Transfer	I _{IO_DATA}	_	343	_	μA	f _S = 1 Msps (MCP33141D-10)		
	_	_	200	_	μA	f _S = 500 kSPS (MCP33151D-05)		
		_	171	_	μA	f _S = 500 kSPS (MCP33141D-05)		
During Standby	I_{IO_STBY}	_	120	_	nA	During Input Acquisition (t _{ACQ})		
External Reference Voltage Inp	External Reference Voltage Input							
Reference Voltage (Note 2, Note 3)	V _{REF}	AV_{DD}	_	5.1	V			

- Note 1: This parameter is ensured by design and not 100% tested.
 - 2: This parameter is ensured by characterization and not 100% tested.
 - **3:** Decoupling capacitor is recommended on the following pins:
 - (a) AV_{DD} pin: 1 μF ceramic capacitor, (b) DV_{IO} pin: 0.1 μF ceramic capacitor,
 - (c) V_{REF} pin: 10 μF tantalum capacitor.
 - 4: Differential Input Full-Scale Range (FSR) = 2 × V_{REF}.
 - 5: PSRR (dB) = -20 $log(D_{VOUT}/AV_{DD})$, where D_{VOUT} = change in conversion result.
 - 6: ENOB = (SINAD 1.76)/6.02.

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $AV_{DD} = 1.8\text{V}$, $DV_{IO} = 3.3\text{V}$, $V_{REF} = 5\text{V}$, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS sine wave, $f_{IN} = 10$ kHz, $C_{LOAD_SDO} = 20$ pF, $+25^{\circ}\text{C}$ is applied for typical values.

MCP331x1D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input (SCLK) = 60 MHz.

MCP331x1D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input (SCLK) = 30 MHz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Reference Load Current at						
V _{REF} Pin:						
During Conversion	I _{REF}	_	220	290	μΑ	f _S = 1 Msps (MCP331x1D-10)
		_	110	180	μA	$f_S = 500 \text{ kSPS (MCP331x1D-05)}$
During Standby	I _{REF_STBY}		40	_	nA	During Input Acquisition (t _{ACQ})
Total Power Consumption (Inc	luding AV _{DD} , D	V_{IO}, V_{RE}	_{EF} pins)			
MCP331x1D-10	1			T	T	
at 1 Msps	P _{DISS_TOTAL}	_	3.6	_	mW	Averaged power for t _{ACQ} + t _{CNV}
at 500 kSPS		_	1.8	_	mW	
at 100 kSPS		_	0.4		mW	
During Standby	P _{DISS_STBY}		3.3	_	μW	Input acquisition (t _{ACQ})
MCP331x1D-05						
at 500 kSPS	P _{DISS_TOTAL}	_	1.8		mW	Averaged power for t _{ACQ} + t _{CNV}
at 100 kSPS	_	_	0.4	_	mW	
During Standby	P _{DISS_STBY}		3.3	_	μW	Input acquisition (t _{ACQ})
Analog Inputs						
Input Voltage Range	V _{IN+}	-0.1	_	V _{REF} + 0.1	V	Differential Input:
(Note 2)	V _{IN-}	-0.1	_	V _{REF} + 0.1		$V_{IN} = V_{IN+} - V_{IN-}$
Input Full-Scale Voltage Range	FSR	-V _{REF}	_	+V _{REF}	V_{PP}	Differential Input (Note 2, Note 4)
Input Common-mode Voltage	V_{CM}	0	V _{REF} /2	V_{REF}		Note 2
Range						
Input Sampling Capacitance	C _S		10	_	pF	Note 1
-3dB Input Bandwidth	BW _{-3dB}	_	45	_	MHz	Note 1
Aperture Delay		_	2.5	_	ns	Time delay between CNVST rising
(Note 1)						edge and when input is sampled
Leakage Current at Analog	I _{LEAK_AN_INPUT}	_	±2.2	±200	nA	During Standby
Input Pin						
System Performance						
Sample Rate	f _S	_	_	1	Msps	MCP331x1D-10
(Throughput Rate)			_	500	kSPS	MCP331x1D-05
Resolution		14	_	_	bits	MCP33151D-XX
(No Missing Codes)		12	_	_	bits	MCP33141D-XX
Integral Nonlinearity	INL	-1.5	±0.27	+1.5	LSB	MCP33151D-XX
		_	±0.07	_	LSB	MCP33141D-XX
Differential Nonlinearity	DNL	-0.8	±0.11	+0.8	LSB	MCP33151D-XX
		-0.3	±0.05	+0.3	LSB	MCP33141D-XX

- **Note 1:** This parameter is ensured by design and not 100% tested.
 - 2: This parameter is ensured by characterization and not 100% tested.
 - **3:** Decoupling capacitor is recommended on the following pins:
 - (a) AV_{DD} pin: 1 μF ceramic capacitor, (b) DV_{IO} pin: 0.1 μF ceramic capacitor,
 - (c) V_{REF} pin: 10 μF tantalum capacitor.
 - 4: Differential Input Full-Scale Range (FSR) = 2 × V_{REF}.
 - 5: PSRR (dB) = -20 $\log(D_{VOUT}/AV_{DD})$, where D_{VOUT} = change in conversion result.
 - **6:** ENOB = (SINAD 1.76)/6.02.

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS sine wave, $f_{\text{IN}} = 10 \text{ kHz}$, $C_{\text{LOAD_SDO}} = 20 \text{ pF}$, +25°C is applied for typical values.

MCP331x1D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input (SCLK) = 60 MHz.

MCP331x1D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input (SCLK) = 30 MHz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Offset Error		-1.62	±0.4	1.62	mV	MCP33151D-XX
		-1.33	±0.4	1.33	mV	MCP33141D-XX
Offset Error Drift with Temperature		_	±0.1	_	μV/°C	
Gain Error	G _{ER}	_	±1	_	LSB	MCP33151D-XX
		_	±0.2	_	LSB	MCP33141D-XX
Gain Error Drift with Temperature		_	±8	_	μV/°C	
Input Common-mode Rejection Ratio	CMRR	_	84	_	dB	
Power Supply Rejection Ratio	PSRR	_	75	_	dB	Note 5
Dynamic Performance						
Signal-to-Noise Ratio	SNR		MCP:	33151D-10 a	and MCF	233151D-05: 14-bit ADC
		_	83.9		dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
		_	79.2	_		V_{REF} = 1.8V, f_{IN} = 1 kHz
		82.6	83.7	_		V_{REF} = 5V, f_{IN} = 10 kHz
			78.8	_		V_{REF} = 1.8V, f_{IN} = 10 kHz
			MCP:	33141D-10 a	and MCF	233141D-05: 12-bit ADC
			73.8	_	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
		_	73.1	_		V_{REF} = 1.8V, f_{IN} = 1 kHz
		73.4	73.8	_		V_{REF} = 5V, f_{IN} = 10 kHz
		_	73.0	_		V_{REF} = 1.8V, f_{IN} = 10 kHz
Signal-to-Noise Distortion Ratio	SINAD		MCP:	33151D-10 a	and MCF	233151D-05: 14-bit ADC
(Note 6)		_	83.9	_	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
			79.2	_		V_{REF} = 1.8V, f_{IN} = 1 kHz
			83.6	_		V_{REF} = 5V, f_{IN} = 10 kHz
		_	77.8	_		V_{REF} = 1.8V, f_{IN} = 10 kHz
			MCP:	33141D-10 a	and MCF	233141D-05: 12-bit ADC
			73.8	_	dBFS	V_{REF} = 5V, f_{IN} = 1 kHz
			73.1	_		V_{REF} = 1.8V, f_{IN} = 1 kHz
		_	73.8	_		V_{REF} = 5V, f_{IN} = 10 kHz
		_	73.0	_		V_{REF} = 1.8V, f_{IN} = 10 kHz

- Note 1: This parameter is ensured by design and not 100% tested.
 - 2: This parameter is ensured by characterization and not 100% tested.
 - **3:** Decoupling capacitor is recommended on the following pins:
 - (a) AV_{DD} pin: 1 μF ceramic capacitor, (b) DV_{IO} pin: 0.1 μF ceramic capacitor,
 - (c) V_{REF} pin: 10 μF tantalum capacitor.
 - 4: Differential Input Full-Scale Range (FSR) = 2 × V_{REF}.
 - 5: PSRR (dB) = -20 $log(D_{VOUT}/AV_{DD})$, where D_{VOUT} = change in conversion result.
 - **6:** ENOB = (SINAD 1.76)/6.02.

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $AV_{DD} = 1.8\text{V}$, $DV_{IO} = 3.3\text{V}$, $V_{REF} = 5\text{V}$, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS sine wave, $f_{IN} = 10$ kHz, $C_{LOAD_SDO} = 20$ pF, $+25^{\circ}\text{C}$ is applied for typical values.

MCP331x1D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input (SCLK) = 60 MHz.

MCP331x1D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input (SCLK) = 30 MHz.

MCP331x1D-05: Sample Rate (f _S) = Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Spurious Free Dynamic Range	SFDR	IVIII.				233151D-05: 14-bit ADC
Spurious Free Dynamic Range	SFUR		110.5	33151D-10 a	1	
				_	dBc	$V_{REF} = 5V$, $f_{IN} = 1$ kHz
			107.2	_		$V_{REF} = 1.8V, f_{IN} = 1 \text{ kHz}$
		_	105.9	_		V_{REF} = 5V, f_{IN} = 10 kHz
		_	96.3	_		$V_{REF} = 1.8V, f_{IN} = 10 \text{ kHz}$
			MCP:	33141D-10 a	nd MCF	233141D-05: 12-bit ADC
		_	99.8	_	dBc	V_{REF} = 5V, f_{IN} = 1 kHz
		_	99.4	_		V_{REF} = 1.8V, f_{IN} = 1 kHz
		_	99.9	_		V_{REF} = 5V, f_{IN} = 10 kHz
		_	95.2	_		V _{REF} = 1.8V, f _{IN} = 10 kHz
Total Harmonic Distortion	THD		MCP:	33151D-10 a	nd MCF	233151D-05: 14-bit ADC
(first five harmonics)		_	-105.0	_	dBc	V _{REF} = 5V, f _{IN} = 1 kHz
		_	-105.2	_		V _{REF} = 1.8V, f _{IN} = 1 kHz
		_	103.2	_		V _{REF} = 5V, f _{IN} = 10 kHz
		_	95.2	_		V _{REF} = 1.8V, f _{IN} = 10 kHz
			MCP:	33141D-10 a	nd MCF	233141D-05: 12-bit ADC
		_	-100.7	_	dBc	V _{REF} = 5V, f _{IN} = 1 kHz
		_	-100.3	_		V _{REF} = 1.8V, f _{IN} = 1 kHz
		_	-100.4	_		V _{REF} = 5V, f _{IN} = 10 kHz
		_	-94.2	_		V _{REF} = 1.8V, f _{IN} = 10 kHz
System Self-Calibration	1	I	l.	L	I.	
Self-Calibration Time	t _{CAL}	_	400	550	ms	Note 2
Number of SCLK Clocks for Recalibrate Command	ReCal _{NSCLK}	_	1024	_	clocks	Includes clocks for data bits
Serial Interface Timing Inform	ation: See Seri	ial Interfa	ce Timi	ng Specifica	tions	
Digital Inputs/Outputs						
High-level Input Voltage	V _{IH}	0.7 × D V _{IO}	_	DV _{IO} + 0.3	V	DV _{IO} ≥ 2.3V
		0.9 × D V _{IO}				DV _{IO} < 2.3V
Low-level Input Voltage	V _{IL}	-0.3	_	0.3 × DV _{IO}	V	DV _{IO} ≥ 2.3V
		-0.3		0.2 × DV _{IO}		DV _{IO} < 2.3V
Hysteresis of Schmitt Trigger Inputs	V _{HYST}	_	0.2 × DV _{IO}	_	V	All digital inputs

- Note 1: This parameter is ensured by design and not 100% tested.
 - **2:** This parameter is ensured by characterization and not 100% tested.
 - 3: Decoupling capacitor is recommended on the following pins:
 - (a) AV_{DD} pin: 1 μF ceramic capacitor, (b) DV_{IO} pin: 0.1 μF ceramic capacitor,
 - (c) V_{REF} pin: 10 μF tantalum capacitor.
 - 4: Differential Input Full-Scale Range (FSR) = $2 \times V_{REF}$
 - 5: PSRR (dB) = -20 $log(D_{VOUT}/AV_{DD})$, where D_{VOUT} = change in conversion result.
 - **6:** ENOB = (SINAD 1.76)/6.02.

TABLE 1-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +125°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS sine wave, $f_{\text{IN}} = 10 \text{ kHz}$, $C_{\text{LOAD_SDO}} = 20 \text{ pF}$, +25°C is applied for typical values.

MCP331x1D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input (SCLK) = 60 MHz.

MCP331x1D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input (SCLK) = 30 MHz.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Low-level Output Voltage	V _{OL}	_	_	0.2 × DV _{IO}	V	I _{OL} = 500 μA (source)
High-level Output Voltage	V _{OH}	0.8 × D V _{IO}	_	_	V	I _{OH} = -500 μA (sink)
Input Leakage Current	ILI	_	_	±1	μΑ	CNVST/SDI/SCLK = GND or DV _{IO}
Output Leakage Current	I _{LO}	_	_	±1	μΑ	Output is high-Z, SDO = GND or DV_{IO}
Internal Capacitance (all digital inputs and outputs)	C _{INT}	_	7	_	pF	$T_A = +25^{\circ}C$

- **Note 1:** This parameter is ensured by design and not 100% tested.
 - 2: This parameter is ensured by characterization and not 100% tested.
 - **3:** Decoupling capacitor is recommended on the following pins:
 - (a) AV $_{DD}$ pin: 1 μF ceramic capacitor, (b) DV $_{IO}$ pin: 0.1 μF ceramic capacitor,
 - (c) V_{REF} pin: 10 μF tantalum capacitor.
 - 4: Differential Input Full-Scale Range (FSR) = 2 × V_{REF}.
 - **5:** PSRR (dB) = -20 $log(D_{VOUT}/AV_{DD})$, where D_{VOUT} = change in conversion result.
 - 6: ENOB = (SINAD 1.76)/6.02.

TABLE 1-2: SERIAL INTERFACE TIMING SPECIFICATIONS

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40^{\circ}\text{C}$ to +125°C, $AV_{DD} = 1.8\text{V}$, $DV_{IO} = 3.3\text{V}$, GND = 0V,

Differential Analog Input (A_{IN}) = -1 dBFS sine wave, Resolution = 14-bit (MCP33151D-10), f_{IN} = 10 kHz, Sample Rate (f_S) = 1 Msps, +25°C is applied for typical values. All timings are measured at 50%. See Figure 1-1 for timing diagram.

Sym.	Min.	Тур.	Max.	Units	Conditions
f _{SCLK}	_	_	100	MHz	See t _{SCLK} specification
t _{SCLK}	10	_	_	ns	$D_{VIO} \ge 3.3V$, $f_{SCLK} = 100 \text{ MHz}$ (Max.)
	12	_	_		$D_{VIO} \ge 2.3V$, $f_{SCLK} = 83.3 \text{ MHz}$ (Max.)
	16	_	_		D _{VIO} ≥ 1.7V, f _{SCLK} = 62.5 MHz (Max.)
t _{SCLK_L}	3	_	_	ns	D _{VIO} ≥ 2.3V
	4.5	_	_		D _{VIO} ≥ 1.7V
t _{SCLK_H}	3	_	_	ns	D _{VIO} ≥ 2.3V
_	4.5	_	_		D _{VIO} ≥ 1.7V
t _{DO}	_	_	10	ns	D _{VIO} ≥ 3.3V
	_	_	12		D _{VIO} ≥ 2.3V
		_	16		D _{VIO} ≥ 1.7V
t _{QUIET}	10	_	_	ns	
	tsclk_t tsclk_t	f _{SCLK} — t _{SCLK} 10 12 16 t _{SCLK_L} 3 4.5 4.5 t _{DO} — — — — —	f _{SCLK} — — t _{SCLK} 10 — 12 — 16 — t _{SCLK_L} 3 — 4.5 — t _{DO} — — — — — — — —	f _{SCLK} — — 100 t _{SCLK} 10 — — 12 — — — 16 — — — t _{SCLK_L} 3 — — t _{SCLK_H} 3 — — t _{DO} — — 10 — — 12 — — 16	f _{SCLK} — — 100 MHz t _{SCLK} 10 — — ns 12 — — — ns t _{SCLK_L} 3 — — ns t _{SCLK_L} 3 — — ns t _{SCLK_H} 3 — — ns t _{DO} — — 10 ns — — 12 — — — — 16 — —

- Note 1: This parameter is ensured by design and not 100% tested.
 - 2: This parameter is ensured by characterization and not 100% tested.

TABLE 1-2: SERIAL INTERFACE TIMING SPECIFICATIONS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all parameters apply for $T_A = -40$ °C to +125°C, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$, GND = 0V,

Differential Analog Input (A_{IN}) = -1 dBFS sine wave, Resolution = 14-bit (MCP33151D-10), f_{IN} = 10 kHz, Sample Rate (f_S) = 1 Msps, +25°C is applied for typical values. All timings are measured at 50%. See Figure 1-1 for timing diagram.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
SDI Valid Setup Time	t _{SU_SDIH_CNV}	5	_	_	ns	SDI High to CNVST Rising Edge		
CNVST Pulse Width Time	t _{CNVH}	10	_	_				
Output Enable Time	t _{EN}		_	10		D _{VIO} ≥ 2.3V		
			_	15		D _{VIO} ≥ 1.7V		
Output Disable Time	t _{DIS}		_	15		Note 2		
MCP331x1D-10	MCP331x1D-10							
Sample Rate	f _S		_	1	Msps	Throughput Rate		
Input Acquisition Time	t _{ACQ}	250	490	_	ns			
Data Conversion Time	t _{CNV}	_	510	750	ns			
Time Between Conversions	t _{CYC}	1	_	_	μs	$t_{CYC} = t_{ACQ} + t_{CNV}, f_S = 1 \text{ Msps}$		
MCP331x1D-05								
Sample Rate	f _S	_	_	500	kSPS	Throughput Rate		
Input Acquisition Time	t _{ACQ}	600	800	_	ns			
Data Conversion Time	t _{CNV}	_	1200	1400	ns			
Time Between Conversions	t _{CYC}	2	_		μs	$t_{CYC} = t_{ACQ} + t_{CNV}, f_S = 500 \text{ kSPS}$		

Note 1: This parameter is ensured by design and not 100% tested.

2: This parameter is ensured by characterization and not 100% tested.




FIGURE 1-1: Interface Timing Diagram (14-bit device). CNVST is Used as Chip Select. See Section 6.0 "Digital Serial Interface" for More Details.

TABLE 1-3: TEMPERATURE CHARACTERISTICS

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1
Storage Temperature Range	T _A	-65	_	+150	°C	Note 1
Thermal Package Resistan	ce					
Thermal Resistance, MSOP-10	θ_{JA}	_	202	_	°C/W	
Thermal Resistance, TDFN-10	θ_{JA}	_	68	_	°C/W	

Note 1: The internal junction temperature (T_j) must not exceed the absolute maximum specification of +150°C.

NOTES:

TYPICAL PERFORMANCE CURVES FOR 14-BIT DEVICES (MCP33151D-XX) 2.0


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Unless otherwise specified, all parameters apply for $T_A = +25^{\circ}C$, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$, $V_{REF} = 5V$, Note: GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, $C_{LOAD\ SDO}$ = 20 pF. MCP33151D-10: Sample Rate $(f_S) = 1$ Msps, SPI Clock Input = 60 MHz.

MCP33151D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input = 30 MHz.

V_{REF} = 5V 0.25 (LSB)

FIGURE 2-1: $V_{REF} = 5V$.






FIGURE 2-2: INL vs. Output Code: $V_{REF} = 1.8V.$




FIGURE 2-3: INL vs. Reference Voltage.




FIGURE 2-4: DNL vs. Output Code: $V_{REF} = 5V$.




FIGURE 2-5: DNL vs. Output Code: $V_{REF} = 1.8V.$




FIGURE 2-6: DNL vs. Reference Voltage.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF.




FIGURE 2-7: INL vs. Temperature.




FIGURE 2-8: FFT for 10 kHz Input Signal: $f_S = 1$ Msps, $V_{IN} = -1$ dBFS, $V_{REF} = 5V$.




FIGURE 2-9: FFT for 10 kHz Input Signal: $f_S = 500$ kSPS, $V_{IN} = -1$ dBFS, $V_{REF} = 5V$.




FIGURE 2-10: DNL vs. Temperature.




FIGURE 2-11: FFT for 10 kHz Input Signal: $f_S = 1$ Msps, $V_{IN} = -1$ dBFS, $V_{REF} = 1.8V$.




FIGURE 2-12: FFT for 10 kHz Input Signal: $f_S = 500 \text{ kSPS}$, $V_{IN} = -1 \text{ dBFS}$, $V_{REF} = 1.8V$.

Note: Unless otherwise specified, all parameters apply for $T_A = +25^{\circ}C$, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$, $V_{REF} = 5V$, GND = 0V, Differential Analog Input $(V_{IN}) = -1$ dBFS, $f_{IN} = 10$ kHz, $C_{LOAD\ SDO} = 20$ pF.




FIGURE 2-13: SNR/SINAD/ENOB vs. Reference Voltage.




FIGURE 2-14: SNR/SINAD vs. Temperature: $V_{RFF} = 5V$.




FIGURE 2-15: THD/SFDR vs. Temperature: $V_{REF} = 5V$.




FIGURE 2-16: THD/SFDR vs. Reference Voltage.




FIGURE 2-17: SNR/SINAD vs. Temperature: $V_{RFF} = 1.8V$.




FIGURE 2-18: THD/SFDR vs. Temperature: $V_{REF} = 1.8V$.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF.




FIGURE 2-19: SNR/SINAD vs.Input Frequency: V_{REF} = 5V.




FIGURE 2-20: THD/SFDR vs. Input Frequency: $V_{REF} = 5V$.




FIGURE 2-21: SNR/SINAD vs. Input Amplitude: $V_{REF} = 5V$.




FIGURE 2-22: SNR/SINAD vs.Input Frequency: V_{REF} = 1.8V.




FIGURE 2-23: THD/SFDR vs. Input Frequency: $V_{RFF} = 1.8V$.




FIGURE 2-24: SNR/SINAD vs. Input Amplitude: $V_{REF} = 1.8V$.

Note: Unless otherwise specified, all parameters apply for $T_A = +25^{\circ}C$, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$, $V_{REF} = 5V$, GND = 0V, Differential Analog Input $(V_{IN}) = -1$ dBFS, $f_{IN} = 10$ kHz, $C_{LOAD\ SDO} = 20$ pF.




FIGURE 2-25: THD/SFDR vs. Input Amplitude: $V_{REF} = 5V$.




FIGURE 2-26: SNR/SINAD/ENOB vs. Sample Rate: $V_{RFF} = 5V$.




FIGURE 2-27: THD/SFDR vs Sample Rate: $V_{REF} = 5V$.




FIGURE 2-28: THD/SFDR vs. Input Amplitude: $V_{REF} = 1.8V$.




FIGURE 2-29: SNR/SINAD/ENOB vs. Sample Rate: $V_{RFF} = 1.8V$.




FIGURE 2-30: THD/SFDR vs Sample Rate: $V_{REF} = 1.8V$.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF.




FIGURE 2-31: Shorted Input Histogram: $V_{REF} = 5V$.




FIGURE 2-32: Offset and Gain Error vs. Temperature: $V_{RFF} = 5V$.




FIGURE 2-33: Power Consumption vs. Sample Rate, MCP33151D-10: $C_{LOAD\ SDO} = 20\ pF$.




FIGURE 2-34: CMRR vs. Input Frequency: $V_{REF} = 5V$.




FIGURE 2-35: Offset and Gain Error vs. Temperature: $V_{REF} = 1.8V$.




FIGURE 2-36: Power Consumption vs. Sample Rate, MCP33151D-05: $C_{LOAD\ SDO} = 20\ pF$.

Note: Unless otherwise specified, all parameters apply for $T_A = +25^{\circ}C$, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$, $V_{REF} = 5V$, GND = 0V, Differential Analog Input $(V_{IN}) = -1$ dBFS, $f_{IN} = 10$ kHz, C_{LOAD} SDO = 20 pF.




FIGURE 2-37: Power Consumption vs. Temperature, MCP33151D-10: $C_{LOAD\ SDO} = 20\ pF.$




FIGURE 2-38: Power Consumption vs. Temperature during Shutdown (Standby).




FIGURE 2-39: Power Consumption vs. Temperature, MCP33151D-05: $C_{LOAD\ SDO} = 20\ pF$.

NOTES:

3.0 TYPICAL PERFORMANCE CURVES FOR 12-BIT DEVICES (MCP33141D-XX)

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. MCP33141D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input = 60 MHz.

MCP33141D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input = 30 MHz.




FIGURE 3-1: INL vs. Output Code: $V_{REF} = 5V$.




FIGURE 3-2: INL vs. Output Code: $V_{REF} = 1.8V$.




FIGURE 3-3: INL vs. Reference Voltage.




FIGURE 3-4: DNL vs. Output Code: $V_{REF} = 5V$.




FIGURE 3-5: DNL vs. Output Code: $V_{REF} = 1.8V$.




FIGURE 3-6: DNL vs. Reference Voltage.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. MCP33141D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input = 60 MHz.

MCP33141D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input = 30 MHz.




FIGURE 3-7: INL vs. Temperature.




FIGURE 3-8: FFT for 10 kHz Input Signal: $f_S = 1$ Msps, $V_{IN} = -1$ dBFS, $V_{REF} = 5V$.




FIGURE 3-9: FFT for 10 kHz Input Signal: $f_S = 500 \text{ kSPS}$, $V_{IN} = -1 \text{ dBFS}$, $V_{REF} = 5V$.




FIGURE 3-10: DNL vs. Temperature.




FIGURE 3-11: FFT for 10 kHz Input Signal: $f_S = 1$ Msps, $V_{IN} = -1$ dBFS, $V_{REF} = 1.8V$.




FIGURE 3-12: FFT for 10 kHz Input Signal: $f_S = 500 \text{ kSPS}$, $V_{IN} = -1 \text{ dBFS}$, $V_{REF} = 1.8V$.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF.




FIGURE 3-13: SNR/SINAD/ENOB vs. Reference Voltage.




FIGURE 3-14: SNR/SINAD vs. Temperature: $V_{REF} = 5V$.




FIGURE 3-15: THD/SFDR vs. Temperature: $V_{REF} = 5V$.




FIGURE 3-16: THD/SFDR vs. Reference Voltage.




FIGURE 3-17: SNR/SINAD vs. Temperature: $V_{REF} = 1.8V$.




FIGURE 3-18: THD/SFDR vs. Temperature: $V_{REF} = 5V$.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF. MCP33141D-10: Sample Rate (f_S) = 1 Msps, SPI Clock Input = 60 MHz. MCP33141D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input = 30 MHz.




FIGURE 3-19: SNR/SINAD vs. Input Frequency: $V_{REF} = 5V$.




FIGURE 3-20: THD/SFDR vs. Input Frequency: $V_{REF} = 5V$.




FIGURE 3-21: SNR/SINAD vs. Input Amplitude: $V_{REF} = 5V$.




FIGURE 3-22: SNR/SINAD vs. Input Frequency: $V_{REF} = 1.8V$.




FIGURE 3-23: THD/SFDR vs. Input Frequency: $V_{RFF} = 1.8V$.




FIGURE 3-24: SNR/SINAD vs. Input Amplitude: $V_{REF} = 1.8V$.

Note: **Note:** Unless otherwise specified, all parameters apply for $T_A = +25$ °C, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$,

 V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, $C_{LOAD\ SDO}$ = 20 pF.

MCP33141D-10: Sample Rate $(f_S) = 1$ Msps, SPI Clock Input = 60 MHz.

MCP33141D-05: Sample Rate (f_S) = 500 kSPS, SPI Clock Input = 30 MHz.




FIGURE 3-25: THD/SFDR vs. Input Amplitude: $V_{REF} = 5V$.




FIGURE 3-26: SNR/SINAD/ENOB vs. Sample Rate: $V_{REF} = 5V$.




FIGURE 3-27: THD/SFDR vs. Sample Rate: $V_{REF} = 5V$.




FIGURE 3-28: THD/SFDR vs. Input Amplitude: $V_{REF} = 1.8V$.




FIGURE 3-29: SNR/SINAD/ENOB vs. Sample Rate: $V_{RFF} = 1.8V$.




FIGURE 3-30: THD/SFDR vs. Sample Rate: $V_{REF} = 1.8V$.

Note: Unless otherwise specified, all parameters apply for T_A = +25°C, AV_{DD} = 1.8V, DV_{IO} = 3.3V, V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, C_{LOAD_SDO} = 20 pF.




FIGURE 3-31: Shorted Input Histogram: $V_{REF} = 5V$.




FIGURE 3-32: Offset and Gain Error vs. Temperature: $V_{RFF} = 5V$.




FIGURE 3-33: Power Consumption vs. Sample Rate, MCP33141D-10: $C_{LOAD_SDO} = 20 \ pF$.




FIGURE 3-34: CMRR vs. Input Frequency: $V_{REF} = 5V$.




FIGURE 3-35: Offset and Gain Error vs. Temperature: $V_{REF} = 1.8V$.




FIGURE 3-36: Power Consumption vs. Sample Rate, MCP33141D-05: $C_{LOAD\ SDO} = 20\ pF$.

Note: Note: Unless otherwise specified, all parameters apply for $T_A = +25^{\circ}C$, $AV_{DD} = 1.8V$, $DV_{IO} = 3.3V$,

 V_{REF} = 5V, GND = 0V, Differential Analog Input (V_{IN}) = -1 dBFS, f_{IN} = 10 kHz, $C_{LOAD\ SDO}$ = 20 pF.




FIGURE 3-37: Power Consumption vs. Temperature, MCP33141D-10: $C_{LOAD\ SDO} = 20\ pF$.




FIGURE 3-38: Power Consumption vs. Temperature during Shutdown (Standby).




FIGURE 3-39: Power Consumption vs. Temperature, MCP33141D-05: $C_{LOAD\ SDO} = 20\ pF$.

NOTES:

4.0 PIN DESCRIPTIONS




FIGURE 4-1: Pin Configurations.

TABLE 4-1: PIN FUNCTION TABLE

Pin Nu	Pin Number		Description
MSOP-10	TDFN-10	Pin Name	Description
1	1	V _{REF}	Reference voltage input (AV $_{DD}$ - 5.1V). This pin should be decoupled with a 10 μF tantalum capacitor.
2	2	AV_DD	DC supply voltage input for analog section (1.8V). This pin should be decoupled with a 1 μ F ceramic capacitor.
3	3	A _{IN+}	Differential positive analog input.
4	4	A _{IN-}	Differential negative analog input.
5	5	GND	Power supply ground reference. This pin is a common ground for both the analog power supply (AV _{DD}) and digital I/O supply (DV _{IO}).
6	6	CNVST	Conversion-start control and active-low SPI chip-select digital input. A new conversion is started on the rising edge of CNVST. When the conversion is complete, output data is available at SDO by lowering CNVST.
7	7	SDO	SPI-compatible serial digital data output: ADC conversion data is shifted out by SCLK clock, with MSB first.
8	8	SCLK	SPI-compatible serial data clock digital input. The ADC output is synchronously shifted out by this clock.
9	9	SDI	SPI-compatible serial data digital input. Tie to DV _{IO} for normal operation.
10	10	DV _{IO}	DC supply voltage for digital input/output interface (1.7V - 5.5V). This pin should be decoupled with a 0.1 µF ceramic capacitor.
_	11	EP	Exposed Thermal Pad. Not internally bonded (NC).

4.1 Supply Voltages (AV_{DD}, DV_{IO})

The device has two power supply pins: (a) 1.8V analog power supply (AV $_{\rm DD}$), and (b) 1.7V to 5.5V digital input/output interface power supply (DV $_{\rm IO}$). Since DV $_{\rm IO}$ has a very wide voltage range, some I/O interface signal parameters have slightly different timing specifications depending on the DV $_{\rm IO}$ value. See Serial Interface Timing Specifications for details.

Note: Proper decoupling capacitors (1 μ F to AV_{DD}, 0.1 μ F to DV_{IO}) should be mounted as close as possible to the respective pins.

4.2 Reference Voltage (V_{REF})

The device requires a single-ended external reference voltage (V_{REF}). The external input reference range is from AV_{DD} to 5.1V. This reference voltage sets the differential input full-scale range from -V_{REF} to +V_{REF}.

The reference pin needs a tantalum decoupling capacitor ($10 \mu F$, 10V rating). Additional multiple ceramic capacitors can be added in parallel to decouple high-frequency noise.

4.2.1 VOLTAGE REFERENCE SELECTION

The performance of the voltage reference has a large impact on the accuracy of high-precision data acquisition systems. The voltage reference should have high accuracy, low-noise, and low-temperature drift. A $\pm 0.1\%$ output accuracy of the reference directly corresponds to $\pm 0.1\%$ absolute accuracy of the ADC output. The RMS output noise voltage of the reference must be less than 1/2 LSB of the ADC.

4.3 Power-Up Sequence and Auto-Calibration

The device will perform an automatic calibration on power-up approximately 40 ms after all three power rails (AV_{DD}, DV_{IO}, and V_{REF}) are powered by their respective voltage supplies. The calibration process will take approximately 400 ms to complete before the device will be ready for acquisition. To avoid potential auto-calibration issues, all supplies must be fully stabilized < 40 ms from the moment power is initially supplied. All digital activity must be avoided prior to and during device calibration. At higher operating temperatures (>85°C) it may be necessary to provide additional time for the device to complete calibration (up to 550ms at 125°C). Therefore it is advisable to wait at least 450-500 ms following power-on before initiating any other activity. Otherwise, it may be necessary to send a manual recalibration command to ensure proper operation. See Figure 4-2 for example power-on operation timing, and refer to Section 6.2 "Recalibrate Command" for more details regarding initiating manual recalibration. Once the device finishes calibration it will automatically Acquisition (ACQ) mode.




FIGURE 4-2: Power-Up Sequence and Auto-Calibration Timing Diagram.

Note: Unlike manual recalibration, there will be no activity on SDO to indicate completion of auto-calibration. Refer to **Section 6.2 "Recalibrate Command"** for more details.

5.0 **DEVICE OVERVIEW**

When the MCP33151D/41D-XX is first powered-up, it automatically performs a self-calibration and enters a low-current input acquisition mode (Standby).

The external reference voltage (V_{REF}), ranging from A_{VDD} to 5.1V, sets the differential input full-scale range (FSR) from -V_{REF} to +V_{REF}.

The differential input signal needs an appropriate input common-mode voltage from 0V to $V_{\mbox{\scriptsize REF}}$, depending on the input signal condition. V_{REF}/2 is typically used for a symmetric differential input.

During input acquisition (Standby), the internal input sampling capacitors are connected to the input signal, while most of the internal analog circuits are shutdown to save power. During this input acquisition time (t_{ACO}), the device consumes a typical current of 1.5 uA.

The user can operate the device with an easy-to-use, SPI-compatible, 3-wire interface.

The device initiates data conversion on the rising edge of the conversion-start control (CNVST). The data conversion time (t_{CNV}) is set by the internal clock. Once the conversion is complete and the host lowers CNVST, the output data is available on SDO and the device automatically starts the next input acquisition. During this input acquisition time (t_{ACO}), the user can clock out the output data by providing the SPI-compatible serial clock (SCLK).

The device provides conversion data with no missing codes. This ADC device family has a large input full-scale range, high precision, high throughput with no output latency, and is an ideal choice for various ADC applications.

5.1 **Analog Inputs**

Figure 5-1 shows a simplified equivalent circuit of the differential input architecture with a switched capacitor input stage. The input sampling capacitors $(C_S^+ \text{ and } C_S^-)$ are about 10 pF each. The back-to-back diodes $(D_1 - D_2)$ at each input are ESD protection diodes. Note that these ESD diodes are tied to $V_{\mbox{\scriptsize REF}}$, so that each input signal can swing from 0V to +V_{REF} and from -V_{RFF} to +V_{RFF} differentially.

During input acquisition (Standby), the sampling switches are closed and each input sees the sampling capacitor (≈ 10 pF) in series with the on-resistance of the sampling switch, R_{SON} ($\approx 350\Omega$).

For high-precision data conversion applications, the input voltage needs to be fully settled within 1/2 LSB during the input acquisition period (t_{ACO}). The settling time is directly related to the source impedance: A lower impedance source results in faster input settling time. Although the device can be driven directly with a low impedance source, using a low-noise input driver, such as the MCP6D11, is highly recommended.




FIGURE 5-1: Simplified Equivalent Analog Input Circuit.

5.1.1 ABSOLUTE MAXIMUM INPUT VOLTAGE RANGE

The input voltage at each input pin $(A_{IN}+$ and $A_{IN}-)$ must meet the following absolute maximum input voltage limits:

- $(V_{IN}+, V_{IN}-) < V_{REF} + 0.1V$
- $(V_{IN}^+, V_{IN}^-) > GND 0.1V$

Note: The ESD diodes at the analog input pins

are biased from V_{RFF}. Any input voltage outside the absolute maximum range can turn on the input ESD protection diodes and results in input leakage current which may cause conversion errors permanent damage to the device. Care must be taken in setting the input voltage ranges so that the input voltage does not exceed the absolute maximum input voltage range.

5.1.2 INPUT VOLTAGE RANGE

The differential input (V_{IN}) and common-mode voltage (V_{CM}) at the input pins are defined by Equation 5-1:

EQUATION 5-1: DIFFERENTIAL INPUT

$$V_{IN} = V_{IN^+} - V_{IN^-}$$

$$V_{CM} = \frac{V_{IN^+} + V_{IN^-}}{2}$$

Where:

 V_{IN} + = the input at the A_{IN} + pin, V_{IN} - = the input at the A_{IN} - pin.

The input signal swings around an input common-mode voltage (V_{CM}), typically centered at $V_{REF}/2$ for the best performance.

The absolute value of the differential input (V_{IN}) needs to be less than the reference voltage. The device will output saturated output codes if the absolute value of the input (V_{IN}) is greater than the reference voltage.

The differential input full-scale voltage range (FSR) is given by the external reference voltage (V_{REF}) setting (see Equation 5-2).

EQUATION 5-2: FSR AND INPUT RANGE

 $\begin{aligned} &\textit{Input Full-Scale Range (FSR)} &= 2 V_{REF} \\ &\textit{Input Range: } -V_{REF} \leq V_{IN} \leq (V_{REF} - 1 \text{ LSB}) \end{aligned}$

5.2 Analog Input Conditioning Circuits

The MCP33151D/41D-XX supports various input types, such as: fully-differential inputs, arbitrary waveform inputs and single-ended inputs.

5.2.1 FULLY-DIFFERENTIAL INPUT SIGNALS

The MCP33151D/41D-XX provides the best linearity performance with fully-differential inputs. Figure 5-2 shows an example of a fully-differential input conditioning circuit with a differential input driver followed by an RC anti-aliasing filter. Figure 5-3 shows its transfer function.

The differential input (V_{IN}) between the two differential ADC analog input pins (A_{IN} +, A_{IN} -) swings from - V_{REF} to + V_{REF} centered at the input common-mode voltage (V_{OCM}).

The front-end differential driver provides a low output impedance, which provides fast settling of the analog inputs during the acquisition phase and provides isolation between the signal source and the ADC. The RC low-pass anti-aliasing filter band-limits the output noise of the input driver and attenuates the kick-back noise spikes from the ADC during conversion.

Figure 5-2 is the reference circuit that is used to collect most of the linearity performance data shown in **Section 1.0 "Key Electrical Characteristics"**.

The differential input driver shown in Figure 5-2 can be replaced with a low noise dual-channel op-amp. See Section 5.3 "ADC Input Driver Selection" for the driver selection.

5.2.2 ARBITRARY WAVEFORM INPUT SIGNALS

The MCP33151D/41D-XX can convert input signals with arbitrary waveforms at the inputs A_{IN} + and A_{IN} -. These inputs can be symmetric, non-symmetric or independent with respect to each other.

In the arbitrary input configuration, each ADC analog input is connected to a single ended source ranging from 0V to V_{REF} . In this case, the ADC converts the voltage difference between the two input signals. Figure 5-4 shows the configuration example for the arbitrary input signals.

5.2.3 SINGLE-ENDED INPUT SIGNALS

Although the MCP33151D/41D-10 is a fully-differential input device, it can also convert single-ended input signals. The most commonly recommended single-ended configurations are:

- · pseudo-differential bipolar configuration, and
- · pseudo-differential unipolar configuration.

5.2.3.1 Pseudo-Differential Bipolar Configuration

In the pseudo-differential bipolar configuration, one of the ADC analog inputs (typically A_{IN} -) is driven with a fixed DC voltage (typically V_{REF} /2), while the other (A_{IN} +) is connected to a single-ended signal in the range 0V to V_{REF} .

In this case, the ADC converts the voltage difference between the single-ended signal and the DC voltage. Figure 5-5 shows the configuration example and Figure 5-6 shows its transfer function.

5.2.3.2 Pseudo-Differential Unipolar Configuration

In the pseudo-differential unipolar input configuration, one of the ADC analog inputs (typically $A_{\text{IN}^{-}})$ is connected to ground, while the other (A $_{\text{IN}}$ +) is connected to a single ended signal in the range 0V to $V_{\text{REF}^{-}}$

In this case, the ADC converts the voltage difference between the single ended signal and ground. Figure 5-7 shows the configuration example and Figure 5-8 shows its transfer function.




FIGURE 5-2: Input Conditional Circuit for Fully-Differential Input.




FIGURE 5-3: Transfer Function for Figure 5-2.




FIGURE 5-4: Input Configuration for Arbitrary Waveform Input Signals.




FIGURE 5-5: Pseudo-Differential Bipolar-Input Configuration for Single-Ended Input Signal.




FIGURE 5-6: Transfer Function for Figure 5-5.




FIGURE 5-7: Pseudo-Differential Unipolar-Input Configuration for Single-Ended Input Signal.




FIGURE 5-8: Transfer Function for Figure 5-7.

5.3 ADC Input Driver Selection

The noise and distortion of the ADC input driver can degrade the dynamic performance (SNR, SFDR, and THD) of the overall ADC application system. Therefore, the ADC input driver needs better performance specifications than the ADC itself. The data sheet of the driver typically shows the output noise voltage and harmonic distortion parameters.

Figure 5-9 shows a simplified system noise presentation block diagram for the front-end driver and ADC.




FIGURE 5-9: Simplified System Noise Representation.

· Unity Gain Bandwidth:

An input driver with higher bandwidth usually results in better overall linearity performance. Typically, the driver should have the unity gain bandwidth greater than 5 times the -3 dB cutoff frequency of the anti-aliasing filter:

EQUATION 5-3: BANDWIDTH REQUIREMENT FOR ADC INPUT DRIVER

$$BW_{Input\ Driver} \ge 5 \times f_B$$
 (Hz)
$$\ge \frac{5}{2\,\pi RC} \quad \text{, for a single-pole RC filter.}$$
 Where:

 f_B = -3 dB bandwidth of RC anti-aliasing filter, as shown in Figure 5-9.

· Distortion:

The nonlinearity characteristics of the input driver cause distortions in the ADC output. Therefore, the input driver should have less distortion than the ADC itself. The recommended total harmonic distortion (THD) of the driver is at least 10 dB less than that of the ADC:

EQUATION 5-4: RECOMMENDED THD FOR ADC INPUT DRIVER

$$THD_{Input\ Driver} \le THD_{ADC} - 10$$
 (dB)

· ADC Input-Referred Noise:

When the ADC is operating with a full-scale input range, the ADC input-referred RMS noise is approximated as shown in Equation 5-5:

EQUATION 5-5: ADC INPUT-REFERRED NOISE

$$\begin{split} V_{N_ADC} & \textit{Input-Referred Noise (V)} \\ &= \frac{FSR}{2\sqrt{2}} 10^{\frac{-SNR}{20}} \\ &= \frac{V_{REF}}{\sqrt{2}} 10^{\frac{-SNR}{20}} \quad \text{, for differential input;} \\ &= \frac{V_{REF}}{2\sqrt{2}} 10^{\frac{-SNR}{20}} \quad \text{, for single-ended input.} \end{split}$$

Where FSR is the input full-scale range of the ADC.

· Noise Contribution from the Front-End Driver:

The noise from the input driver can degrade the ADC's SNR performance. Therefore, the selected input driver should have the lowest possible broadband noise density and 1/f noise. When an anti-aliasing filter is used after the input driver, the output noise density of the input driver is integrated over the -3 dB bandwidth of the filter.

Equation 5-6 shows the RMS output noise voltage calculation using the RC filter's bandwidth and noise density (e_N) of the input driver. G_N in Equation 5-6 is the noise gain of the driver amplifier and becomes 1 for a unity gain buffer driver.

EQUATION 5-6: NOISE FROM FRONT-END DRIVER AMPLIFIER

$$V_{N_RMS_Driver_Noise} = G_N \frac{e_N}{\sqrt{2}} \sqrt{\pi f_B}$$
 (V)

Where e_N is the broadband noise density (V/ \sqrt{Hz}) of the front-end driver amplifier and is typically given in its data sheet.

In Equation 5-6, 1/f noise $(e_{NFlicker})$ is ignored assuming it is very small compared to the broadband noise (e_N) .

For high precision ADC applications, the noise contribution from the front-end input driver amplifier is typically constrained to be less than about 20% (or 1/5 times) of the ADC input-referred noise as shown in Equation 5-7:

EQUATION 5-7: RECOMMENDED ADC INPUT DRIVER NOISE

$$V_{N_RMS_Driver_Noise} \le \frac{1}{5} V_{N_ADC_Input-Referred_Noise}$$

Using Equation 5-5 to Equation 5-7, the recommended noise voltage density (e_N) limit of the ADC input driver is expressed in Equation 5-8:

EQUATION 5-8: NOISE DENSITY FOR ADC INPUT DRIVER

$$G_N \frac{e_N}{\sqrt{2}} \sqrt{\pi f_B} \le \frac{1}{5} V_{N_ADC_Input_Referred_Noise}$$

(a) e_N for differential input ADC:

$$e_N \le \frac{1}{5G_N} \frac{1}{\sqrt{\pi f_B}} V_{REF} 10^{\frac{-SNR}{20}} \qquad \left(\frac{V}{\sqrt{\text{Hz}}}\right)$$

(a) e_N for single-ended input ADC:

$$e_N \le \frac{1}{10G_N} \frac{1}{\sqrt{\pi f_B}} V_{REF} 10^{-\frac{SNR}{20}} \qquad \left(\frac{V}{\sqrt{\text{Hz}'}}\right)$$

Using Equation 5-8, the recommended maximum noise voltage density limit for unity gain input driver for differential input ADC can be estimated. Table 5-1 and Table 5-2 show a few example results with $G_{\rm N}=1$. These tables may be used as a reference when selecting the ADC input driver amplifier.

TABLE 5-1: NOISE VOLTAGE DENSITY (E_N) OF INPUT DRIVER FOR MCP33151D-XX

	ADC (Note 1)	RC Filter	ADC Input Driver Amplifier (G _N = 1)
V _{REF}	SNR (dBFS)	ADC Input-Referred Noise	fB (Note 2)	Noise Voltage Density (e _N)
1.8V	78.8	146 µV	3 MHz	13.5 nV/√Hz
			4 MHz	11.7 nV/√Hz
			5 MHz	10.4 nV/√Hz
3V	81.8	172 μV	3 MHz	15.9 nV/√Hz
			4 MHz	13.8 nV/√Hz
			5 MHz	12.3 nV/√Hz
5V	83.7	231 μV	3 MHz	21.3 nV/√Hz
			4 MHz	18.4 nV/√Hz
			5 MHz	16.5 nV/√Hz

Note 1: See Equation 5-5 for the ADC input-referred noise calculation for differential input.

2: f_B is -3dB bandwidth of the RC anti-aliasing filter.

TABLE 5-2: NOISE VOLTAGE DENSITY
(e_N) OF INPUT DRIVER FOR
MCP33141D-XX

ADC (Note 1)			RC Filter	ADC Input Driver Amplifier (G _N = 1)
V _{REF}	SNR (dBFS)	ADC Input-Referred Noise	fB (Note 2)	Noise Voltage Density (e _N)
1.8V	72	319.7 μV	3 MHz	29.5 nV/√Hz
			4 MHz	25.5 nV/√Hz
			5 MHz	22.8 nV/√Hz
3V	73.6	443.2 µV	3 MHz	40.8 nV/√Hz
			4 MHz	35.4 nV/√Hz
			5 MHz	31.6 nV/√Hz
5V	73.8	721.9 µV	3 MHz	66.5 nV/√Hz
			4 MHz	57.6 nV/√Hz
			5 MHz	51.5 nV/√Hz

Note 1: See Equation 5-5 for the ADC input-referred noise calculation for differential input.

 f_B is -3dB bandwidth of the RC anti-aliasing filter.

5.4 Device Operation

When the MCP33151D/41D-XX is first powered-up, it self-calibrates internal systems and automatically enters Input Acquisition mode. The device operates in two phases: **(a)** Input Acquisition (Standby) and **(b)** Data Conversion. Figure 5-10 shows the ADC's operating sequence.

5.4.1 INPUT ACQUISITION PHASE (STANDBY)

During the input acquisition phase (t_{ACQ}), also called Standby, the two input sampling capacitors, C_S^+ and C_S^- , are connected to the A_{IN}^+ and A_{IN}^- pins, respectively. The input voltage is sampled until a rising edge on CNVST is detected. The input voltage should be fully settled within 1/2 LSB during t_{ACQ} .

The acquisition time (t_{ACQ}) is user-controllable. The system designer can increase the acquisition time (t_{ACQ}) as much as needed to reduce sampling rate for additional power savings.

5.4.2 DATA CONVERSION PHASE

The start of the conversion is controlled by CNVST. On the rising edge of CNVST, the sampled charge is locked (sample switches are opened) and the ADC performs the conversion. Once a conversion is started, it will not stop until the current conversion is complete. The data conversion time (t_{CNV}) is not user controllable. After the conversion is complete and the host lowers CNVST, the output data is presented on SDO

Any noise injection during the conversion phase may affect the accuracy of the conversion. To reduce external environment noise, minimize I/O events and running clocks during the conversion time.

The output data is clocked out MSB first. While the output data is being transferred, the device enters the next input acquisition phase.

Note: Transferring output data during the acquisition phase can disturb the next input sample. It is highly recommended to allow at least t_{QUIET} (10 ns, typical) between the last edge on the SPI interface and the rising edge on CNVST. See Figure 1-1 for t_{QUIET}.




FIGURE 5-10: Device Operating Sequence.

5.4.3 SAMPLE THROUGHPUT RATE

The device completes data conversion within the maximum specification of the data conversion time (t_{CNV}) . The continuous input sample rate is the inverse of the sum of input acquisition time (t_{ACQ}) and data conversion time (t_{CNV}) . Equation 5-9 shows the continuous sample rate calculation using the minimum and maximum specifications of the input acquisition time (t_{ACQ}) and data conversion time (t_{CNV}) .

EQUATION 5-9: SAMPLE RATE

$$Sample Rate = \frac{1}{(t_{ACQ} + t_{CNV})}$$
(a) MCP331X1D-10:
$$Sample Rate = \frac{1}{(250 \text{ ns} + 750 \text{ ns})} = 1 \text{ Msps}$$
(b) MCP331X1D-05:
$$Sample Rate = \frac{1}{(600 \text{ ns} + 1400 \text{ ns})} = 500 \text{ kSPS}$$

5.4.4 SERIAL SPI CLOCK FREQUENCY REQUIREMENT

The ADC output is collected during the input acquisition time (t_{ACQ}). For continuous input sampling and data conversion sequence, the SPI clock frequency should be fast enough to clock out all output data bits during the input acquisition time (t_{ACQ}). For the continuous sampling rate (t_S), the minimum SPI clock frequency requirement is determined by Equation 5-10:

EQUATION 5-10: SPI CLOCK FREQUENCY REQUIREMENT

$$t_{ACQ} = N \times T_{SCLK} + t_{QUIET} + t_{EN}$$

$$f_{SCLK} = \frac{1}{T_{SCLK}} = \frac{N}{t_{ACQ} - (t_{QUIET} + t_{EN})}$$

Where:

f_{SCLK} = minimum SPI serial clock frequency required to transfer all N-bits of output data during t_{ACO}

N = number of output data bits

 T_{SCLK} = Period of SPI clock $N \times T_{SCLK}$ = Output data window

t_{QUIET} = Quiet time between the last output bit and beginning of the next

conversion start

= 10 ns (Min.)

 t_{EN} = Output enable time

= 10 ns (Max.) with DVIO ≥ 2.3V

Note: Refer to Serial Interface Timing Specifications for relevant timing information and see Figure 1-1 for interface timing diagram.

5.4.5 SERIAL SPI CLOCK FREQUENCY REQUIREMENT

The ADC output is collected during the input acquisition time (t_{ACQ}) . For continuous input sampling and data conversion sequence, the SPI clock frequency should be fast enough to clock out all output data bits during the input acquisition time (t_{ACQ}) . For the continuous sampling rate (f_S) , the minimum SPI clock frequency requirement is determined by Equation 5-10:

5.5 Transfer Function

The differential analog input is $V_{IN} = (V_{IN}+) - (V_{IN}-)$. The LSB size is given by Equation 5-11. and an example of LSB size vs. reference voltage is summarized in Table 5-3.

EQUATION 5-11: LSB SIZE (EXAMPLE)

$$LSB = \frac{2V_{REF}}{2^N}$$

Where N is the resolution of the ADC in bits.

TABLE 5-3: LSB SIZE VS. REFERENCE

IABLE 5-5.	LOD GIZE VO. INCI EINEIVOE		
Reference	LSB Size		
Voltage (V _{REF})	MCP33151D-XX (14-bit)	MCP33141D-XX (12-bit)	
1.8V	219.7 μV	879.8 μV	
2V	244 μV	976.6 μV	
2.5V	305.2 μV	1.2207 mV	
3V	366.2 μV	1.4648 mV	
3.3V	402.8 μV	1.6113 mV	
3.5V	427.3 μV	1.7090 mV	
4V	488.3 μV	1.9531 mV	
4.5V	549.3 μV	2.1973 mV	
5V	610.4 μV	2.4414 mV	
5.1V	622.6 μV	2.4902 mV	

Figure 5-11 shows the ideal transfer function and Table 5-4 shows the digital output codes for the MCP33151D/41D-XX.




FIGURE 5-11: Ideal Transfer Function for Fully-Differential Input Signal.

5.6 Digital Output Code

The digital output code is proportional to the input voltage. The output data is in binary two's complement format. With this coding scheme the MSB can be considered a sign indicator. When the MSB is a logic '0', the input is positive. When the MSB is a logic '1', the input is negative. The following is an example of the output code:

(a) for a negative full-scale input:

Analog Input: $(V_{IN}+) - (V_{IN}-) = -V_{REF}$

Output Code: 1000...0000

(b) for a zero differential input:

Analog Input: $(V_{IN}^{+}) - (V_{IN}^{-}) = 0V$ **Output Code:** 0000...0000

(c) for a positive full-scale input:

Analog Input: $(V_{IN}+) - (V_{IN}-) = +V_{REF}$

Output Code: 0111...1111

The MSB (sign bit) is always transmitted first through the SDO pin.

The code will be locked at 0111...11 for all voltages greater than (V_{REF} - 1 LSB) and 1000...00 for voltages less than -V_{REF}. Table 5-4 shows an example of output codes of various input levels.

TABLE 5-4: DIGITAL OUTPUT CODE

	Digital Ou	tput Codes
Input Voltage (V)	MCP33151D-XX (14-bit)	MCP33141D-XX (12-bit)
V _{REF}	01-1111-1111-1111	0111-1111-1111
V _{REF} - 1 LSB	01-1111-1111-1111	0111-1111-1111
2 LSB	00-0000-0000-0010	0000-0000-0010
1 LSB	00-0000-0000-0001	0000-0000-0001
0V	00-0000-0000-0000	0000-0000-0000
-1 LSB	11-1111-1111-1111	1111-1111-1111
-2 LSB	11-1111-1111-1110	1111-1111-1110
•		·
-V _{REF}	10-0000-0000-0000	1000-0000-0000
< -V _{REF}	10-0000-0000-0000	1000-0000-0000

5.7 Data Accumulator

The MCP33151D/41D-XX devices feature an internal integrator capable of accumulating consecutive sample data and transmitting the accumulated data directly from the ADC, without requiring any special SPI settings to operate. This enables the user to achieve a higher ENOB through consecutive sample integration utilizing the ADC hardware, without requiring any external computational resources and reducing the amount of data transmitted on the serial bus. See Figure 5-12 for an example FFT performance plot after 1024 integrated samples while sampling a 75Hz input signal with a 5V reference voltage. Refer to Figure 5-13 for an example of FFT performance across possible integration lengths.




FIGURE 5-12: FFT with 1024 integrated samples: Input Freq = 75Hz.




FIGURE 5-13: FFT with 1024 integrated samples: Input Freq = 75Hz.

5.7.1 DATA ACCUMULATOR USAGE

Data accumulation is performed automatically within the device between each sequential Conversion/Acquisition cycle (TCYC) whenever the current conversion results are not read out, up to a total of 1024 consecutive conversions for an ENOB increase of up to 5 bits above typical. To begin data accumulation, the user simply avoids transmitting any SCLK pulses during each sequential conversion cycle.

Note: If a sample has been converted but not read out, the sample can be discarded by providing at least 1 SCLK pulse before initiating the next conversion. Providing at least 1 SCLK will reset the system for single acquisition. Otherwise all consecutive conversions without an SCLK pulse will automatically be integrated with the previ-

ous conversion results.

After completing the desired number of conversions to achieve the target ENOB, the user can begin transferring the total accumulated data by transmitting the necessary number of SCLK pulses to transfer all stored bits. Refer to Table 5-5 for number of conversions, bit size and ENOB relationship. See Figure 6-5 and Figure 6-8 for example Conversion/Acquisition control and SPI timing operation.

Consecutive sample integration increases the bit size of the output data, up to the maximum output size of the ADC (24-bits / 18.5 ENOB at 1024 samples for a 14-bit ADC).

Because the addition of two binary values can produce a sum with an increased bit size, the ADC will need to output data proportional to the amount of samples being integrated. See Table 5-5 for an estimate of the data size and ENOB capability depending on the number of conversions the user chooses to integrate.

When using the accumulator, it is important to consider the frequency content of the input signal being sampled. Because the accumulator is averaging all consecutive conversions over the accumulated time period, the input frequency must be low enough to ensure that no signal information is being filtered out. This means that there is a performance trade-off between sample integration length (and resulting ENOB improvement) and the maximum input frequency that can be sampled. Refer to Table 5-6 to understand the roll-off frequencies for various integration lengths, and refer to Figure 5-14 for an example of the dB attenuation across integration lengths.

TABLE 5-5: ACCUMULATED DATA SIZE AND ENOB FOR 14-BIT ADC

	AND ENOUS ON 14 DIT AND					
Number of Conversions	ADC transmission size (bits)	Effective Number of bits (ENOB) (1)				
1	14	13.5				
2	15	14				
3 - 4	16	14 - 14.5				
5 - 8	17	14.5 - 15				
9 - 16	18	15 - 15.5				
17 - 32	19	15.5 - 16				
33 - 64	20	16 - 16.5				
65 - 128	21	16.5 - 17				
129 - 256	22	17 - 17.5				
257 - 512	23	17.5 - 18				
513 - 1024	24	18 - 18.5				

Note 1: ENOB values based on typical 14b device characteristics under nominal conditions and setting N to the maximum value in the corresponding row.

Note:

The discrepancy between the output data size and the actual ENOB is a result of sample integration doubling both the signal amplitude and the noise power for each factor of two that the samples are integrated. By integrating 2 samples, the signal amplitude increases SNR by 6 dB, and the noise power decreases SNR by 3 dB, resulting in an overall SNR increase of 3 dB (+0.5 ENOB).

TABLE 5-6: INPUT SIGNAL ROLL-OFF FREQUENCY VS INTEGRATION LENGTH

Integration	Roll-Off (Hz @ 1MSPS)			
Length	0.1 dB	0.01 dB	0.001 dB	
2	41781.9	13226.3	4183.0	
4	20890.9	6613.2	2091.5	
8	10445.5	3306.6	1045.7	
16	5222.7	1653.3	522.9	
32	2611.4	826.6	261.4	
64	1305.7	413.3	130.7	
128	652.8	206.7	65.4	
256	326.4	103.3	32.7	
512	163.2	51.7	16.3	
1024	81.6	25.8	8.2	




FIGURE 5-14: Measured Attenuation of Fundamental Frequency (dB) vs Integration Length: Input Freq = 75 Hz.

6.0 DIGITAL SERIAL INTERFACE

The device has an SPI compatible serial digital interface using four digital interface pins: CNV, SDI, SDO and SCLK.

The following sections describe the operation of the MCP33151D/41D-XX using the digital serial interface.

Table 6-1 summarizes the descriptions of both digital interface pins and interface options, respectively. The communication is always started by the host device (Master).

Note:

This device supports a standard SPI

Mode 0,0 only.

SPI MODE 0,0: In this mode, the SCLK Idle state is "Low". Data is clocked out on the SDO pin on the falling edge of the SCLK pin

For the MCP33151D/41D-XX, this means that there will be a rising edge before there is a falling edge.

6.1 Serial Interface Options and Serial Communications

The device offers a $\overline{\text{CS}}$ mode with 3-wire interface, and can operate either with or without a BUSY indicator status output. This BUSY status output bit is followed by the conversion output bits, and can be used as an interrupt request ($\overline{\text{IRQ}}$) input for the digital host device.

The 3-Wire $\overline{\text{CS}}$ mode (using CNV, SCLK, SDO) interface is simple and useful when the host device handles a single MCP33151D/41D-XX device.

The following sections detail the serial communication of the 3-Wire CS modes with or without a BUSY output.

TABLE 6-1: INTERFACE MODE SELECTION SUMMARY

	SDI	Pin	ONIV D:	SCLK at	
Interface Mode	At CNV Rising Edge	After CNV Rising Edge	CNV Pin at t _{CNV} (recommended)	CNV Rising Edge	BUSY bit at SDO
3-Wire CS Mode without BUSY output bit	"H	igh"	Transition from "High" to "Low" after t _{CNV} (Max)		No
3-Wire CS Mode with BUSY output bit	"Lo	ow"	Transition from "High" to "Low" before t _{CNV} (Max)	_	Yes

6.1.1 CS MODES

Note:	The timing diagram examples in the
	following subsections are shown for 14-bit
	mode only. The examples are applicable
	for 12-bit mode in the same way with
	reduced bits.

6.1.1.1 3-Wire CS MODE WITHOUT BUSY OUTPUT BIT

This interface option is most useful when a single MCP33151D/41D-XX is connected to an SPI-compatible digital host. Figure 6-1 shows the connection diagram with the host device. In this mode, CNV functions as both conversion control and chip select (\overline{CS}) .

To enable this interface option, SDI can either be tied to V_{IO} , or otherwise permanently held in a Logic = 1 state. By doing so, the device will never output a BUSY status bit.

As shown in Figure 6-2, at the rising edge of CNV, the conversion is initiated. The SDO pin becomes high-Z state (if no external pull-up is used). Once the conversion is initiated, it continues and the ADC

completes the conversion regardless of the state of the CNV pin. This means the CNV pin can be used for other SPI devices after the conversion is initiated.

When conversion is complete, the device enters the acquisition phase (Power-Down state), and SDO comes out of the high-Z state when CNV is lowered. The device exits the acquisition phase when CNV goes "High". SDO returns to a high-Z state after the 14th SCLK falling edge or when CNV goes high, whichever occurs first.

The device will output the MSB on the SDO pin following the falling edge of CNV, or once the Converting Phase (t_{CNV}) completes, whichever happens later. The remaining data bits are then clocked out on the subsequent SCLK falling edges. Data is valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster read out rate.

It is recommended to use this mode only when the ADC Converting Phase (t_{CNV}) will complete before the falling edge of CNV.

Figure 6-2 and Figure 6-3 show the timing diagrams for both early and late CNV lowering scenarios.




FIGURE 6-1: Connection Diagram for 3-Wire CS Mode without BUSY Status Indicator Output Bit.




FIGURE 6-2: Interface Timing Diagram for 3-Wire $\overline{\text{CS}}$ Mode without BUSY Status Indicator Output Bit, Late CNV (Recommended).




FIGURE 6-3: Interface Timing Diagram for 3-Wire $\overline{\text{CS}}$ Mode without BUSY Status Indicator Output Bit, Early CNV.




FIGURE 6-4: Interface Timing Diagram for Accumulator Operation in 3-Wire $\overline{\text{CS}}$ Mode without BUSY Status Indicator Output Bit.

Note: Refer to Section 5.7, Data Accumulator for more details about using the data accumulator feature.

6.1.1.2 3-Wire CS Mode with BUSY Output Bit

This interface option is typically used when a single MCP33151D/41D-XX is connected to an SPI-compatible digital host that has an interrupt ($\overline{\text{IRQ}}$) input.

Figure 6-5 shows the connection diagram with the host device. In this mode, CNV functions as both conversion control and chip select (CS).

To enable this interface option, SDI can either be tied to GND, or otherwise permanently held in a Logic = 0 state. By doing so, the device will output a BUSY bit before each conversion data sample.

As shown in Figure 6-6, at the rising edge of CNV, conversion is initiated. The SDO pin becomes high-Z state (if no external pull-up is used). Once the conversion is initiated, it continues and the ADC completes the conversion regardless of the state of the CNV pin. This means the CNV pin can be used for other SPI devices after the conversion is initiated.

When conversion is complete, the device enters an acquisition phase and Power-Down state, SDO comes out of the high-Z state, and outputs a BUSY status indicator bit ("Low" level). The device exits the acquisition phase when CNV once again returns to a "High" state. SDO then returns to a high-Z state after the 15th SCLK falling edge or when CNV goes high, whichever occurs first.

Note:

It is recommended that CNV be driven low before the minimum conversion time (t_{CNV}) expires, and remain "Low" until the maximum possible conversion time (t_{CONV}) expires. A "Low" level on the CNV input at the end of a conversion ensures the device generates a BUSY status indicator bit when the ADC has finished converting.

This configuration provides a high-to-low transition on the IRQ pin of the digital host caused by the BUSY bit. The data bits are clocked out, MSB first, on the subsequent SCLK falling edges. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate.

Figure 6-6 and Figure 6-7 show the timing diagrams for both early and late CNV lowering scenarios.




FIGURE 6-5: Connection Diagram for 3-Wire CS Mode with BUSY Status Indicator Output Bit. IRQ Pin in the Host Device Is Used for Interrupt Event.

Note: The pull-up resistor on the SDO pin is required in this mode as it ensures that the IRQ pin of the digital host is held high when SDO goes to high-Z state.




FIGURE 6-6: Timing Diagram for 3-Wire $\overline{\text{CS}}$ Mode with BUSY Status indicator Output Bit, Early CNV (Recommended).




FIGURE 6-7: Timing Diagram for 3-Wire CS Mode with BUSY Status Indicator Output Bit, Late CNV.




FIGURE 6-8: Timing Diagram for Accumulator Operation in 3-Wire $\overline{\text{CS}}$ Mode with BUSY Status Indicator Output Bit.

Note: Refer to Section 5.7, Data Accumulator for more details about using the data accumulator feature.

6.2 Recalibrate Command

The recalibrate command may be used in the following cases:

- When the reference voltage was not fully settled during the initial power-on sequence.
- During operation, to ensure optimum performance across varying environment conditions, such as reference voltage and temperature.

A self-calibration is initiated by sending the recalibrate command. The host device sends a recalibrate command by transmitting 1024 SCLK pulses (including the clocks for data bits) while the device is in the acquisition phase (Standby).

The device drives SDO low during the recalibration procedure, and returns to high-Z once completed. The status of the recalibration procedure can be monitored by placing a pull-up on SDO, so that SDO goes high when the recalibration is complete.

Figure 6-9 shows the recalibrate command timing diagram. The calibration takes approximately 500 ms (t_{CAL}).




FIGURE 6-9: Recalibrate Command Timing Diagram.

Note: When the device performs a calibration, it is important to note that the analog supply voltage (AV_{DD}), the reference voltage (V_{REF}) and the digital I/O interface supply voltage (DV_{IO}) must be stabilized for a correct calibration. This is particularly relevant during the initial power-on sequence. Refer to **Section 4.3** "Power-Up Sequence and Auto-Calibration" for more details.

NOTES:

7.0 DEVELOPMENT SUPPORT

7.1 Device Evaluation Board

Microchip Technology Inc. offers a high speed/high precision SAR ADC evaluation platform which can be used to evaluate Microchip's latest high speed/high resolution SAR ADC products. The platform consists of an MCP331x1D-XX evaluation board, a data capture board (PIC32 MZ EF Curiosity Board), and a PC-based Graphical User Interface (GUI) software.

Figure 7-1 and Figure 7-2 show this evaluation tool. This evaluation platform allows users to quickly evaluate the ADC's performance for their specific application requirements.

Note: Contact Microchip Technology Inc. for the PIC32 MCU firmware and the MCP331x1D-XX Evaluation Kit.




FIGURE 7-1: MCP331x1D-XX Evaluation Kit.




FIGURE 7-2: PC-Based Graphical User Interface Software.

7.2 PCB Layout Guidelines

Microchip provides the schematics and PCB layout of the MCP331x1D-XX Evaluation Board (P/N: ADM00873). It is strongly recommended that the user references the example circuits and PCB layouts.

A good schematic with low noise PCB layout is critical for high performing ADC application system designs. A few guidelines are listed below:

- Use low noise supplies (AV_{DD}, DV_{IO}, and V_{REF}).
- All supply voltage pins, including reference voltage, need decoupling capacitors. Decoupling capacitor requirements for each supply pin are shown in Figure 4-1.
- Use NPO or COG type capacitor for the RC anti-aliasing filters in the analog input network.
- Keep the analog circuit section (analog input driver amplifiers, filters, voltage reference, ADC, etc.) with an analog ground plane, and the digital circuit section (MCU, digital I/O interface) with a digital ground plane. Keep these sections as much apart as possible. This will minimize any digital switching noise coupling into the analog section.
- Connect the analog and digital ground planes at a single point (away from the sensitive analog sections) with a 0Ω resistor or with a ferrite bead. See Figure 7-3 as an example of separated ground planes.
- Keep the clock and digital output data lines short and away from the sensitive analog sections as much as possible.
- PCB Material and Layers: Low-loss FR-4 material is most commonly used.

The following four layers are recommended:

- (a) Top Layer: Most of the noise-sensitive analog components are populated on the top layer. Use all unused surface area as ground planes: analog ground plane in analog circuit section and digital ground in digital circuit section. These ground planes need to be tied to the corresponding ground planes in the second and bottom layers using multiple vias.
- (b) 2nd Layer: Use this layer as the ground plane: Analog ground plane under the analog circuit section of the top layer and digital ground plane under the digital circuit section on the top layer. Each ground plane is tied to its corresponding ground plane of top and bottom layers using multiple vias.
- (c) 3rd Layer: This layer is used to distribute various power supplies of the circuits. Use separate trace paths for the power supplies of analog and digital sections. Do not use the same power supply source for both analog and digital circuits.
- (d) Bottom Layer: This layer is mostly used as a solid ground plane: Analog ground plane under the analog circuit section of the top layer and digital ground plane under the digital circuit section on the top layer. Each ground plane is tied to its corresponding ground plane of all layers using multiple vias.

Figure 7-3 and Figure 7-4 show brief examples of the PCB layout. See more details of the schematics and PCB layout in the MCP331x1D-XX Evaluation Board User's Guide.




FIGURE 7-3: PCB Layout Example: Analog and Digital Ground Planes.




FIGURE 7-4: PCB Layout Example: See More Details in the MCP331x1D-XX EV Kit User's Guide.

NOTES:

8.0 TERMINOLOGY

Analog Input Bandwidth (Full-Power Bandwidth)

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3 dB.

Aperture Delay or Sampling Delay

This is the time delay between the rising edge of the CNVST input and when the input signal is held for a conversion.

Differential Nonlinearity (DNL, No Missing Codes)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. No missing codes indicates that all 16384 codes for 14-bit (4096 codes for 12-bit) must be present over all the operating conditions.

Integral Nonlinearity (INL)

INL is the maximum deviation of each individual code from an ideal straight line drawn from negative full scale through positive full scale.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), below the Nyquist frequency and excluding the power at DC and the first nine harmonics.

EQUATION 8-1:

$$SNR = 10log \left(\frac{P_S}{P_N}\right)$$

SNR is either given in units of dBc (dB to carrier), when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale), when the power of the fundamental is extrapolated to the converter full-scale range.

Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D) below the Nyquist frequency, but excluding DC:

EQUATION 8-2:

$$SINAD = 10log \left(\frac{P_S}{P_D + P_N} \right)$$
$$= -10log \left[10^{\frac{SNR}{10}} - 10^{\frac{-THD}{10}} \right]$$

SINAD is either given in units of dBc (dB to carrier), when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale), when the power of the fundamental is extrapolated to the converter full-scale range.

Effective Number of Bits (ENOB)

The effective number of bits for a sine wave input at a given input frequency can be calculated directly from its measured SINAD using the following formula:

EQUATION 8-3:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

Gain Error

Gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error is usually expressed in LSB or as a percentage of full-scale range (%FSR).

Offset Error

The major carry transition should occur for an analog value of $\frac{1}{2}$ LSB below $A_{IN}^{+} = A_{IN}^{-}$. Offset error is defined as the deviation of the actual transition from that point.

Temperature Drift

The temperature drift for offset error and gain error specifies the maximum change from the initial (+25°C) value to the value at across the T_{MIN} to T_{MAX} range. The value is normalized by the reference voltage and expressed in $\mu V/^{\circ}C$ or ppm/ $^{\circ}C$.

Maximum Conversion Rate

The maximum clock rate at which parametric testing is performed.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier) or dBFS.

Total Harmonic Distortion (THD)

THD is the ratio of the power of the fundamental (P_S) to the summed power of the first 13 harmonics (P_D).

EQUATION 8-4:

$$THD = 10log \left(\frac{P_S}{P_D}\right)$$

THD is typically given in units of dBc (dB to carrier). THD is also shown by:

EQUATION 8-5:

$$THD = -20log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_n^2}}{V_1^2}$$

Where:

V₁ = RMS amplitude of the fundamental frequency

 V_1 through V_n = Amplitudes of the second through n^{th} harmonics

Common-Mode Rejection Ratio (CMRR)

Common-mode rejection is the ability of a device to reject a signal that is common to both sides of a differential input pair. The common-mode signal can be an AC or DC signal or a combination of the two. CMRR is measured using the ratio of the differential signal gain to the common-mode signal gain and expressed in dB with Equation 8-6:

EQUATION 8-6:

$$CMRR = 20log\left(\frac{^{A}DIFF}{^{A}CM}\right)$$

Where:

 $A_{DIFF} = \Delta Output Code/\Delta Differential Voltage$

A_{DIFF} = ΔOutput Code/ΔCommon-Mode Voltage

9.0 PACKAGING INFORMATION

9.1 **Package Marking Information**

10-Lead MSOP (3 × 3 mm)




Part Number	Code
MCP33151D-10-E/MS	51D-10
MCP33151D-05-E/MS	51D-05
MCP33141D-10-E/MS	41D-10
MCP33141D-05-E/MS	41D-05

Note: Applies to 10-Lead MSOP.






10-Lead TDFN (3 × 3 × 0.8 mm)



Part Number	Code
MCP33151D-10-E/MN	51D1
MCP33151D-05-E/MN	51D0
MCP33141D-10-E/MN	41D1
MCP33141D-05-E/MN	41D0

Note: Applies to 10-Lead TDFN.



Example

Customer-specific information Legend: XX...X

Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

Alphanumeric traceability code NNN

Pb-free JEDEC® designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

10-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




TOP VIEW



Microchip Technology Drawing C04-021D Sheet 1 of 2

10-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		10	
Pitch	е		0.50 BSC	
Overall Height	Α	ı	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	Е	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Mold Draft Angle	Θ	0° - 8°		8°
Foot Angle	Θ1	5° - 15°		15°
Lead Thickness	С	0.08 - 0.23		
Lead Width	b	0.15	-	0.33

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021D Sheet 2 of 2

10-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.80
Contact Pad Width (X10)	X1			0.30
Contact Pad Length (X10)	Y1			1.40
Distance Between Pads (X5)	G1	3.00		
Distance Between Pads (X8)	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2021B

10-Lead Thin Plastic Dual Flat, No Lead Package (MN) - 3x3x0.8mm Body [TDFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-185A Sheet 1 of 2

10-Lead Thin Plastic Dual Flat, No Lead Package (MN) - 3x3x0.8mm Body [TDFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Z	10			
Pitch	е	0.50 BSC			
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	О		3.00 BSC		
Exposed Pad Length	D2	2.20	2.30	2.35	
Overall Width	Е	3.00 BSC			
Exposed Pad Width	E2	1.55	1.65	1.70	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-0185A Sheet 2 of 2

APPENDIX A: REVISION HISTORY

Revision A (June 2019)

· Initial release of this document

N	Ο.	ᄄ	c.
IA	u		.

PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales of fice.}\\$

PART NO.	\underline{x} \underline{xx} - $\underline{xx}^{(1)}$ - \underline{x} \underline{xx}	Examples:
Device Inpu	T	a) MCP33151D-10-E/MS: 14-bit, 1 Msps, 10-LD MSOP package
Bookson	Option Range	a) MCP33151D-10-E/MS: 14-bit, 1 Msps, 10-LD MSOP package b) MCP33151D-10T-E/MS: 14-bit, 1 Msps, Tape and Reel, 10-LD MSOP package c) MCP33151D-10-E/MN: 14-bit, 1 Msps, 10-LD TDFN package d) MCP33151D-10T-E/MN: 14-bit, 1 Msps, Tape and Reel, 10-LD TDFN package e) MCP33141D-10-E/MS: 12-bit, 1 Msps, 10-LD MSOP package f) MCP33141D-10T-E/MS: 12-bit, 1 Msps, Tape and Reel, 10-LD MSOP package g) MCP33141D-10-E/MN: 12-bit, 1 Msps, Tape and Reel, 10-LD TDFN package h) MCP33141D-10T-E/MN: 12-bit, 1 Msps, Tape and Reel, 10-LD TDFN package i) MCP33151D-05-E/MS: 14-bit, 500 kSPS, Tape and Reel, 10-LD MSOP package j) MCP33151D-05T-E/MS: 14-bit, 500 kSPS, Tape and Reel, 10-LD MSOP package
Device:	MCP33151D-10 = 1 Msps, 14-Bit Differential Input SAR ADC MCP33141D-10 = 1 Msps, 12-Bit Differential Input SAR ADC MCP33151D-05 = 500 kSPS, 14-Bit Differential Input SAR ADC MCP33141D-05 = 500 kSPS, 12-Bit Differential Input SAR ADC	1 1 /
Input Type:	D = Differential Input	Tape and Reel,
Sample Rate:	10 = 1 Msps 05 = 500 kSPS	, , , , , , , , , , , , , , , , , , , ,
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel (Note 1)	Tape and Reel,
Temperature	$E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}$	
Range: Package:	MS = Plastic Micro Small Outline Package (MSOP),	Tape and Reel,
	MN = Thin Plastic Dual Flat No Lead Package (TDFN), 10-Lead (Note 2)	
	10-Lead (Note 2)	Tape and Reel,
		k) MCP33151D-05T-E/MN: 14-bit, 500 kSPS, Tape and Reel, 10-LD TDFN package
		I) MCP33141D-05-E/MS: 12-bit, 500 kSPS, 10-LD MSOP package
		m) MCP33141D-05T-E/MN: 12-bit, 500 kSPS, Tape and Reel, 10-LD TDFN package
		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. 2: Contact Microchip Technology Inc. for availability.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-522-4701-6

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455 Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820