

# 6-Port USB 3.2 Gen 1 SmartHub with Support for Multiple USB Type-C® UFP and DFP

#### **Highlights**

- · USB Hub Feature Controller Hub with:
  - 2 USB 3.1 Gen 1 USB Type-C® downstream ports
  - 2 USB 3.1 Gen 1 legacy downstream ports
  - 2 USB 2.0 legacy downstream ports
  - USB Type-C upstream port
- USB-IF Battery Charger revision 1.2 support on up & downstream ports (DCP, CDP, SDP)
- Internal Hub Feature Controller device enables:
  - USB to I<sup>2</sup>C/SPI/GPIO bridge endpoint support
  - USB to internal hub register write and read
- · USB Link Power Management (LPM) support
- Enhanced OEM configuration options available through either OTP or SPI ROM
- Supporting latest
   Engineering Change Notices for compliance with USB-IF logo testing for new USB Type-C<sup>®</sup> industry initiative (Revision C or newer only)
  - Header Packet Timer (TD7.9, TD7.11, TD7.26)
  - Power Management Timer (TD7.18, TD7.20, TD7.23)
  - Unacknowledged Connect and Remote Wake Test Failure (TD10.25)
- Available in 100-pin (12mm x 12mm) VQFN RoHS compliant package
- Commercial and industrial grade temperature support

#### **Target Applications**

- · Standalone USB Hubs
- · Laptop Docks
- · PC Motherboards
- · PC Monitor Docks
- · Multi-function USB 3.2 Gen 1 Peripherals

#### **Key Benefits**

- USB 3.2 Gen 1 compliant 5 Gbps, 480 Mbps, 12 Mbps, and 1.5Mbps operation
  - 5V tolerant USB 2.0 pins
  - 1.32V tolerant USB 3.2 Gen 1 pins
  - Integrated termination and pull-up/down resistors
- Native USB Type-C Support
  - Integrated Multiplexer on USB Type-C enabled ports
  - USB 3.1 Gen 1 PHYs are disabled until a valid USB Type-C attach is detected, saving idle power

- Supports battery charging of most popular battery powered devices on all ports
  - USB-IF Battery Charging rev. 1.2 support (DCP, CDP, SDP)
  - Apple<sup>®</sup> portable product charger emulation
  - Chinese YD/T 1591-2006 charger emulation
  - Chinese YD/T 1591-2009 charger emulation
  - European Union universal mobile charger support
  - Support for Microchip UCS100x family of battery charging controllers
  - Supports additional portable devices
- · Smart port controller operation
  - Firmware handling of companion port power controllers
- On-chip microcontroller
  - manages I/Os, VBUS, and other signals
- 8 KB RAM, 64 KB ROM
- 8 KB One-Time-Programmable (OTP) ROM
  - Includes on-chip charge pump
- Configuration programming via OTP ROM, SPI ROM, or SMBus
- PortSwap
  - Configurable USB 2.0 differential pair signal swap
- PHYBoost<sup>TM</sup>
  - Programmable USB transceiver drive strength for recovering signal integrity
  - USB 2.0 Hi-Speed disconnect threshold adjust (Revision C or newer only)
- $\bullet \ \ VariSense^{TM}$ 
  - Programmable USB receive sensitivity
- Port Split
  - USB2.0 and USB3.1 Gen1 port operation can be split for custom applications using embedded USB3.x devices in parallel with USB2.0 devices.
- · USB Power Delivery Billboard Device Support
  - Internal port can enumerate as a Power Delivery Billboard device to communicate Power Delivery Alternate Mode negotiation failure cases to USB host
- Compatible with Microsoft Windows 10, 8, 7, XP, Apple OS X 10.4+, and Linux hub drivers
- Optimized for low-power operation and low thermal dissipation
- Package
  - 100-pin VQFN (12mm x 12mm)

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### **TABLE OF CONTENTS**

ntroduction	7
Pin Descriptions and Configuration	6
Functional Descriptions	9
Operational Characteristics	13
System Application	19
Package Outlines	26
Revision History	29
Fhe Microchip Web Site	30
Customer Change Notification Service	
Customer Support	30
Customer SupportProduct Identification System	31

#### 1.0 PREFACE

#### 1.1 General Terms

TABLE 1-1: GENERAL TERMS

Term	Description
ADC	Analog-to-Digital Converter
Byte	8 bits
CDC	Communication Device Class
CSR	Control and Status Registers
DWORD	32 bits
EOP	End of Packet
EP	Endpoint
FIFO	First In First Out buffer
FS	Full-Speed
FSM	Finite State Machine
GPIO	General Purpose I/O
HS	Hi-Speed
HSOS	High Speed Over Sampling
Hub Feature Controller	The Hub Feature Controller, sometimes called a Hub Controller for short is the internal processor used to enable the unique features of the USB Controller Hub. This is not to be confused with the USB Hub Controller that is used to communicate the hub status back to the Host during a USB session.
I <sup>2</sup> C	Inter-Integrated Circuit
LS	Low-Speed
Isb	Least Significant Bit
LSB	Least Significant Byte
msb	Most Significant Bit
MSB	Most Significant Byte
N/A	Not Applicable
NC	No Connect
ОТР	One Time Programmable
PCB	Printed Circuit Board
PCS	Physical Coding Sublayer
PHY	Physical Layer
PLL	Phase Lock Loop
RESERVED	Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses.
SDK	Software Development Kit
SMBus	System Management Bus
UUID	Universally Unique IDentifier
WORD	16 bits

#### 1.2 Reference Documents

- 1. UNICODE UTF-16LE For String Descriptors USB Engineering Change Notice, December 29th, 2004, http://www.usb.org
- 2. Universal Serial Bus Revision 3.2 Specification, http://www.usb.org/developers/docs/
- 3. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 4. *I*<sup>2</sup>*C-Bus Specification*, Version 1.1, http://www.nxp.com
- 5. System Management Bus Specification, Version 1.0, http://smbus.org/specs

#### 2.0 INTRODUCTION

#### 2.1 General Description

The Microchip USB5926C hub is a low-power, OEM configurable, USB 3.2 Gen 1 hub controller with 6 downstream ports and advanced features for embedded USB applications. The USB5926C is fully compliant with the Universal Serial Bus Revision 3.1 Specification and USB 2.0 Link Power Management Addendum. The USB5926C supports 5 Gbps SuperSpeed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS), and 1.5 Mbps Low-Speed (LS) USB downstream devices on all enabled downstream ports.

The USB5926C supports the legacy USB speeds (HS/FS/LS) through a dedicated USB 2.0 hub controller that is the culmination of five generations of Microchip hub controller design and experience with proven reliability, interoperability, and device compatibility. The SuperSpeed hub controller operates in parallel with the USB 2.0 hub controller, decoupling the 5 Gbps SS data transfers from bottlenecks due to the slower USB 2.0 traffic.

The USB5926C hub feature controller enables OEMs to configure their system using "Configuration Straps." These straps simplify the configuration process, assigning default values to USB 3.2 Gen 1 ports and GPIOs. OEMs can disable ports, enable battery charging, and define GPIO functions as default assignments on power-up, removing the need for OTP or external SPI ROM.

The USB5926C supports downstream battery charging via the integrated battery charger detection circuitry, which supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. The USB5926C provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:


- DCP: Dedicated Charging Port (Power brick with no data)
- CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A with data)
- · Custom profiles loaded via SMBus or OTP

Additionally, the USB5926C includes many powerful and unique features such as:

**The Hub Feature Controller,** which provides an internal USB device dedicated for use as a USB to I<sup>2</sup>C/UART/SPI/GPIO interface, allowing external circuits or devices to be monitored, controlled, or configured via the USB interface.

**PortSwap**, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

**PHYBoost**, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration. in a compromised system environment.



**VariSense**, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.


**Port Split**, which allows for the USB3.1 Gen1 and USB2.0 portions of downstream ports 3 and 4 to operate independently and enumerate two separate devices in parallel in special applications.

**USB Power Delivery Billboard Device**, which allows an internal device to enumerate as a Billboard class device when a Power Delivery Alternate Mode negotiation has failed. The Billboard device will enumerate temporarily to the host PC when a failure occurs, as indicated by a digital signal from an external Power Delivery controller.

The USB5926C can be configured for operation through internal default settings. Custom OEM configurations are supported through external SPI ROM or OTP ROM. All port control signal pins are under firmware control in order to allow for maximum operational flexibility, and are available as GPIOs for customer specific use.

The USB5926C is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature ranges. An internal block diagram of the USB5926C is shown in Figure 2-1.


FIGURE 2-1: INTERNAL BLOCK DIAGRAM



#### 3.0 PIN DESCRIPTIONS

#### 3.1 Pin Diagram

FIGURE 3-1: PIN ASSIGNMENTS (TOP VIEW)



**Note 1:** Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 3.5, Configuration Straps and Programmable Functions

### 3.2 Pin Symbols

Pin Num.	Pin Name	Reset	Pin Num.	Pin Name	Reset
1	RBIAS	A/P	51	PRT_CTL4/GPIO22	PD-50k
2	VDD33	A/P	52	PRT_CTL3/GPIO21	PD-50k
3	XTALI/CLKIN	A/P	53	HOST TYPE0/GPIO23	PD-50k
4	XTALO	A/P	54	VDD33	A/P
5	VDD33	A/P	55	HOST TYPE1/GPIO67	Z
6	USB2DN DP1/PRT DIS P1	PD-15k	56	C ATTACH2/ATTACHMUX2A/GPIO2	Z
7	USB2DN DM1/PRT DIS M1	PD-15k	57	PRT CTL6/GANG PWR/GPIO20	PD-50k
8	USB3DN TXDP1A	Z	58	PRT_CTL2/GPIO19	PD-50k
9	USB3DN TXDM1A	Z	59	VDD12	A/P
10	VDD12	A/P	60	AB0/ATTACHMUX0B/GPIO3	Z
11	USB3DN RXDP1A	Z	61	CC POL/GPIO71	Z
12	USB3DN RXDM1A	Z	62	PRT CTL5/GPIO18	PD-50k
13	USB2DN DP5/PRT DIS P5	PD-15k	63	ALT MUX EN/GPIO70	Z
14	USB2DN DM5/PRT DIS M5	PD-15k	64	VDD33	A/P
15	USB3DN TXDP1B	Z	65	SPI CLK/GPIO4	Z
16	USB3DN TXDM1B	Z	66	SPI DO/GPIO5	PD-50k
17	VDD12	A/P	67	SPI DI/GPIO9/CFG BC EN	Z
18	USB3DN RXDP1B	Z	68	SPI CE N/GPIO7/ <u>CFG NON REM</u>	PU-50k
19	USB3DN RXDM1B	Z	69	GPIO69	Z
20	GPIO12/CFG STRAP	Z	70	PRT CTL1/GPIO17	PD-50k
21	NC	Z	71	-	Z
22		Z	71	AB2/ATTACHMUX2B/GPIO66	A/P
	NC TECTEN			VDD33	
23	TESTEN	Z	73 74	C_ATTACH1/ATTACHMUX1A/GPIO1	Z
24	VBUS_DET			SMBDATA/GPIO6	Z
25	RESET_N	R	75	SMBCLK/GPIO8	
26	VDD12	A/P	76	C_ATTACH0/ATTACHMUX0A/GPIO64	Z
27	VDD33	A/P	77	SUSP_IND/GPIO68	Z
28	USB2DN_DP2/PRT_DIS_P2	PD-15k	78	VDD12	A/P
29	USB2DN_DM2/ <u>PRT_DIS_M2</u>	PD-15k	79	NC	PD-15k
30	USB3DN_TXDP2A	Z	80	NC	PD-15k
31	USB3DN_TXDM2A	Z	81	USB3UP_TXDPB	Z
32	VDD12	A/P	82	USB3UP_TXDMB	Z
33	USB3DN_RXDP2A	Z	83	VDD12	A/P
34	USB3DN_RXDM2A	Z	84	USB3UP_RXDPB	Z
35	USB2DN_DP6/PRT_DIS_P6	PD-15k		USB3UP_RXDMB	Z
36	USB2DN_DM6/ <u>PRT_DIS_M6</u>	PD-15k	86	USB2DN_DP4/PRT_DIS_P4	PD-15k
37	USB3DN_TXDP2B	Z	87	USB2DN_DM4/PRT_DIS_M4	PD-15k
38	USB3DN_TXDM2B	Z	88	USB3DN_TXDP4	Z
39	VDD12	A/P	89	USB3DN_TXDM4	Z
40	USB3DN_RXDP2B	Z	90	VDD12	A/P
41	USB3DN_RXDM2B	Z	91	USB3DN_RXDP4	Z
42	VDD33	A/P	92	USB3DN_RXDM4	Z
43	USB2DN_DP3/ <u>PRT_DIS_P3</u>	PD-15k	93	VDD33	A/P
44	USB2DN_DM3/ <u>PRT_DIS_M3</u>	PD-15k	94	USB2UP_DP	PD-1M
45	USB3DN_TXDP3	Z	95	USB2UP_DM	PD-1M
46	USB3DN_TXDM3	Z	96	USB3UP_TXDPA	Z
47	VDD12	A/P	97	USB3UP_TXDMA	Z
48	USB3DN_RXDP3	Z	98	VDD12	A/P
49	USB3DN_RXDM3	Z	99	USB3UP_RXDPA	Z
50	AB1/ATTACHMUX1B/GPIO65	Z	100	USB3UP_RXDMA	Z

The pin reset state definitions are detailed in Table 3-1.

TABLE 3-1: PIN RESET STATE LEGEND

Symbol	Description
A/P	Analog/Power Input
R	Reset Control Input
Z	Hardware disables output driver (high impedance)
PU-50k	Hardware enables internal 50kΩ pull-up
PD-50k	Hardware enables internal $50 k\Omega$ pull-down
PD-15k	Hardware enables internal 15kΩ pull-down
PD-1M	Hardware enables internal 1M pull-down

#### 3.3 USB5926C Pin Descriptions

This section contains descriptions of the various USB5926C pins. The pin descriptions have been broken into functional groups as follows:

- USB 3.2 Gen 1 Pin Descriptions
- USB 2.0 Pin Descriptions
- Port Control Pin Descriptions
- SPI Interface
- USB Type-C Connector Controls
- · Miscellaneous Pin Descriptions
- · Configuration Strap Pin Descriptions
- · Power and Ground Pin Descriptions

The "\_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET\_N indicates that the reset signal is active low. When "\_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signal. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

TABLE 3-2: USB 3.2 GEN 1 PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
USB 3.1 Gen 1 Upstream A D+ TX	USB3UP_TXDPA	I/O-U	Upstream USB Type-C "Orientation A" USB 3.1 Gen 1 Transmit Data Plus
USB 3.1 Gen 1 Upstream A D- TX	USB3UP_TXDMA	I/O-U	Upstream USB Type-C "Orientation A" USB 3.1 Gen 1 Transmit Data Minus
USB 3.1 Gen 1 Upstream A D+ RX	USB3UP_RXDPA	I/O-U	Upstream USB Type-C "Orientation A" USB 3.1 Gen 1 Receive Data Plus

TABLE 3-2: USB 3.2 GEN 1 PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
USB 3.1 Gen 1 Upstream A D- RX	USB3UP_RXDMA	I/O-U	Upstream USB Type-C "Orientation A" USB 3.1 Gen 1 Receive Data Minus
USB 3.1 Gen 1 Upstream B D+ TX	USB3UP_TXDPB	I/O-U	Upstream USB Type-C "Orientation B" USB 3.1 Gen 1 Transmit Data Plus
USB 3.1 Gen 1 Upstream B D- TX	USB3UP_TXDMB	I/O-U	Upstream USB Type-C "Orientation B" USB 3.1 Gen 1 Transmit Data Minus
USB 3.1 Gen 1 Upstream B D+ RX	USB3UP_RXDPB	I/O-U	Upstream USB Type-C "Orientation B" USB 3.1 Gen 1 Receive Data Plus
USB 3.1 Gen 1 Upstream B D- RX	USB3UP_RXDMB	I/O-U	Upstream USB Type-C "Orientation B" USB 3.1 Gen 1 Receive Data Minus
USB 3.2 Gen 1 Ports 4-3 D+ TX	USB3DN_TXDP[4:3]	I/O-U	Downstream Super Speed Transmit Data Plus, ports 4 through 3.
USB 3.2 Gen 1 Ports 4-3 D- TX	USB3DN_TXDM[4:3]	I/O-U	Downstream Super Speed Transmit Data Minus, ports 4 through 3.
USB 3.2 Gen 1 Ports 4-3 D+ RX	USB3DN_RXDP[4:3]	I/O-U	Downstream Super Speed Receive Data Plus, ports 4 through 3.
USB 3.2 Gen 1 Ports 4-3 D- RX	USB3DN_RXDM[4:3]	I/O-U	Downstream Super Speed Receive Data Minus, ports 4 through 3.
USB 3.1 Gen 1 Ports 2-1 A D+ TX	USB3DN_TXDP[2:1]A	I/O-U	Downstream USB Type-C "Orientation A" Super Speed Transmit Data Plus, ports 2 through 1.
USB 3.1 Gen 1 Ports 2-1 A D- TX	USB3DN_TXDM[2:1]A	I/O-U	Downstream USB Type-C "Orientation A" Super Speed Transmit Data Minus, ports 2 through 1.
USB 3.1 Gen 1 Ports 2-1 A D+ RX	USB3DN_RXDP[2:1]A	I/O-U	Downstream USB Type-C "Orientation A" Super Speed Receive Data Plus, ports 2 through 1.
USB 3.1 Gen 1 Ports 2-1 A D- RX	USB3DN_RXDM[2:1]A	I/O-U	Downstream USB Type-C "Orientation A" Super Speed Receive Data Minus, ports 2 through 1.
USB 3.1 Gen 1 Ports 2-1 B D+ TX	USB3DN_TXDP[2:1]B	I/O-U	Downstream USB Type-C "Orientation B" Super Speed Transmit Data Plus, ports 2 through 1.

TABLE 3-2: USB 3.2 GEN 1 PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
USB 3.1 Gen 1 Ports 2-1 B D- TX	USB3DN_TXDM[2:1]B	I/O-U	Downstream USB Type-C "Orientation B" Super Speed Transmit Data Minus, ports 2 through 1.
USB 3.1 Gen 1 Ports 2-1 B D+ RX	USB3DN_RXDP[2:1]B	I/O-U	Downstream USB Type-C "Orientation B" Super Speed Receive Data Plus, ports 2 through 1.
USB 3.1 Gen 1 Ports 2-1 B D- RX	USB3DN_RXDM[2:1]B	I/O-U	Downstream USB Type-C "Orientation B" Super Speed Receive Data Minus, ports 2 through 1.

TABLE 3-3: USB 2.0 PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
USB 2.0 Upstream D+	USB2UP_DP	I/O-U	Upstream USB 2.0 Data Plus (D+)
USB 2.0 Upstream D-	USB2UP_DM	I/O-U	Upstream USB 2.0 Data Minus (D-)
USB 2.0 Ports 6 D+	USB2DN_DP[6:1]	I/O-U	Downstream USB 2.0 Ports 6-1 Data Plus (D+)
USB 2.0 Ports 6 D-	USB2DN_DM[6:1]	I/O-U	Downstream USB 2.0 Ports 6-1 Data Minus (D-)
VBUS Detect	VBUS_DET	IS	This signal detects the state of the upstream bus power. When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider ( $50~\text{k}\Omega$ by $100~\text{k}\Omega$ ) to provide 3.3 V. For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V. In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.

TABLE 3-4: PORT CONTROL PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
Port 6 Power Enable / Overcurrent Sense	PRT_CTL6	I/OD12 (PU)	Port 6 Power Enable / Overcurrent Sense.  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 6.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
Port 5 Power Enable / Overcurrent Sense	PRT_CTL5	I/OD12 (PU)	Port 5 Power Enable / Overcurrent Sense.  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 5.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
Port 4 Power Enable / Overcurrent Sense	PRT_CTL4	I/OD12 (PU)	Port 4 Power Enable / Overcurrent Sense.  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 4.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
Port 3 Power Enable / Overcurrent Sense	PRT_CTL3	I/OD12 (PU)	Port 3 Power Enable / Overcurrent Sense.  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 3.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.

TABLE 3-4: PORT CONTROL PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
Port 2 Power Enable / Overcurrent Sense	PRT_CTL2	I/OD12 (PU)	Port 2 Power Enable / Overcurrent Sense.  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 2.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
Port 1 Power Enable / Overcurrent Sense	PRT_CTL1	I/OD12 (PU)	Port 1 Power Enable / Overcurrent Sense.  When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 1.  This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.
Gang Power	GANG_PWR	I	GANG_PWR becomes the port control (PRTCTL) pin for all downstream ports when the hub is configured for ganged port power control mode. All port power controllers should be controlled from this pin when the hub is configured for ganged port power mode.

TABLE 3-5: SPI INTERFACE

Name	Symbol	Buffer Type	Description
SPI Chip Enable	SPI_CE_N	I/O12	This is the active low SPI chip enable output. If the SPI interface is enabled, this pin must be driven high in power-down states.
SPI Clock	SPI_CLK	I/O-U	This is the SPI clock out to the serial ROM. If the SPI interface is disabled, by setting the SPI_DIS-ABLE bit in the UTIL_CONFIG1 register, this pin becomes GPIO4. If the SPI interface is enabled this pin must be driven low during reset.
SPI Data Output	SPI_DO	I/O-U	SPI data output, when configured for SPI operation.
SPI Data Input	SPI_DI	I/O-U	SPI data input, when configured for SPI operation.

**Note:** If SPI memory device is not used, these pins may not be simply floated. These pins must be handled per their respective alternate pin functions descriptions (CFG\_BC\_EN and CFG\_NON\_REM).

TABLE 3-6: USB TYPE-C CONNECTOR CONTROLS

Name	Symbol	Buffer Type	Description
USB Type-C Attach Control Input 0-2	C_ATTACH[0:2]	l (PD)	"Type-C Control Mode 1" USB Type-C attach control input.
input 0-2			This pin indicates to the hub when a valid USB Type-C attach has been detected. This pin is used by the hub to enable the USB 3.2 Gen 1 PHY when a Type-C connection is present. When there is no USB Type-C connection present, the USB 3.2 Gen 1 PHY is disabled to reduce power consumption.
			The polarity of this input is controlled via the CC_POL pin. If CC_POL is low, this pin behaves as follows:  - 1: USB Type-C attach detected, turn respective USB 3.2 Gen 1 PHY on.
			O: No USB Type-C attach detected, turn respective USB 3.2 Gen 1 PHY off.
			If CC_POL is high, this pin behaves as follows:  - 1: No USB Type-C attach detected, turn respective USB3.1 Gen 1 PHY off.
			<ul> <li>0: USB Type-C attach detected, turn respective USB3.1 Gen 1 PHY on.</li> </ul>
			When using legacy USB Type-A and Type-B connectors, pull these pins to 3.3V to permanently enable all USB 3.2 PHYs.
USB Type-C Orientation	AB[0:2]	l (PD)	"Type-C Control Mode 1" USB Type-C orientation control input.
Control Input 0-2			This pin signals to the hub the orientation of the USB Type-C connector. The hub enables the appropriate USB 3.1 Gen 1 PHY based upon the polarity of this signal, and the assertion of the associated C_ATTACH[0:2] pin.
			The polarity of this input is controlled via the CC_POL pin. If CC_POL is low, this pin behaves as follows:  - 1: Enable USB 3.1 Gen 1 PHY B.  - 0: Enable USB 3.1 Gen 1 PHY A.
			If CC_POL is high, this pin behaves as follows: - 1: Enable USB 3.1 Gen 1 PHY A 0: Enable USB 3.1 Gen 1 PHY B.

TABLE 3-6: USB TYPE-C CONNECTOR CONTROLS (CONTINUED)

Name	Symbol	Buffer Type	Description
USB Type-C Alternative Orientation A Attach 0-2	ATTACH_MUX[0:2]A	I (PD)	"Type-C Control Mode 2" Alternative USB Type-C attach for "Orientation A" USB Type-C connections.  This mode of control is an alternative to the C_AT-TACH[0:2] and AB[0:2] pins. To select this mode, the ALT_MUX_EN pin must be high.  When this pin asserted, the hub enables the "Orientation A" USB 3.1 Gen 1 PHY of the associated port. When there is no USB Type-C connection present and this pin is not asserted, the associated USB 3.1 Gen 1 PHY is disabled to reduce power consumption.  The polarity of this input is controlled via the CC_POL pin.  If CC_POL is low, this pin behaves as follows:  - 1: USB Type-C attach detected, turn respective "Orientation A" USB 3.1 Gen 1 PHY on.  - 0: No USB Type-C attach detected, turn respective "Orientation A" USB 3.1 Gen 1 PHY off.  If CC_POL is high, this pin behaves as follows:  - 1: No USB Type-C attach detected, turn respective "Orientation A" USB 3.1 Gen 1 PHY off.  - 0: USB Type-C attach detected, turn respective "Orientation A" USB 3.1 Gen 1 PHY on.

TABLE 3-6: USB TYPE-C CONNECTOR CONTROLS (CONTINUED)

Name	Symbol	Buffer Type	Description
USB Type-C Alternative Orientation B	ATTACH_MUX[0:2]B	I (PD)	"Type-C Control Mode 2" USB Type-C attach for "Orientation B" USB Type-C connections.
Attach 0-2			This mode of control is an alternative to the C_AT-TACH[0:2] and AB[0:2] pins.To select this mode, the ALT_MUX_EN pin must be high.
			When this pin asserted, the hub enables the "Orientation B" USB 3.1 Gen 1 PHY of the associated port. When there is no USB Type-C connection present and this pin is not asserted, the associated USB 3.1 Gen 1 PHY is disabled to reduce power consumption.
			The polarity of this input is controlled via the CC_POL pin.
			If CC_POL is low, this pin behaves as follows:  - 1: USB Type-C attach detected, turn respective "Orientation B" USB 3.1 Gen 1 PHY on.  - 0: No USB Type-C attach detected, turn respective "Orientation B" USB 3.1 Gen 1 PHY off.
			If CC_POL is high, this pin behaves as follows:  - 1: No USB Type-C attach detected, turn respective "Orientation B" USB 3.1 Gen 1 PHY off.  - 0: USB Type-C attach detected, turn respective "Orientation A" USB 3.1 Gen 1 PHY on.
Attach Polarity Control	CC_POL	l (PD)	USB C_ATTACH polarity control input.
			If this pin is low, the C_ATTACH[0:2], AB[0:2], ATTACH_MUX[0:2]A, and ATTACH_MUX[0:2]B pins are active high.
			If this pin is high, the C_ATTACH[0:2], AB[0:2], ATTACH_MUX[0:2]A, and ATTACH_MUX[0:2]B pins are active low.
			This pin has an internal pull-down enabled. If the desired strapping is to pull this pin low, then this pin may be left unconnected.

TABLE 3-6: USB TYPE-C CONNECTOR CONTROLS (CONTINUED)

Name	Symbol	Buffer Type	Description
USB Type-C Control Mode Selection	ALT_MUX_EN	I (PD)	USB Type-C control mode selection.  If this pin is low, the hub operates in "Type-C Control Mode 1". In "Type-C Control Mode 1", the C_AT-TACH[0:2] and AB[0:2] pin functions are used.  If this pin is high, the hub operates in "Type-C Control Mode 2". In "Type-C Control Mode 2", the ATTACH_MUX[0:2]A and ATTACH_MUX[0:2]B pin functions are used.  This pin has an internal pull-down enabled. If the desired mode is "Type-C Control Mode 1", then this pin may be left unconnected.

TABLE 3-7: MISCELLANEOUS PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
SMBus/I <sup>2</sup> C Clock	SMBCLK	I/O12	SMBus/I <sup>2</sup> C Clock  The SMBus/I <sup>2</sup> C interface acts as SMBus slave or I <sup>2</sup> C bridge dependent on the device configuration.  For information on how to configure this interface refer to
			Section 3.5.1, CFG_STRAP Configuration.
SMBus/I <sup>2</sup> C Data	SMBDATA	I/O12	SMBus/I <sup>2</sup> C Data  The SMBus/I <sup>2</sup> C interface acts as SMBus slave or I <sup>2</sup> C bridge dependent on the device configuration.  For information on how to configure this interface refer to Section 3.5.1, CFG_STRAP Configuration.
USB Host Port 1-0 Speed Indicator	HOST_TYPE_[1:0]	O12	USB Host Port Speed Indicator  Tri-state: Not connected 0: USB 3.2 Gen 1 1: USB 2.0 / USB 1.1
General Purpose I/O	GPIO[1:9], GPIO12, GPIO[17:23], GPIO[64:71]	I/O12 (PU/ PD)	General Purpose Inputs/Outputs  Refer to Section 3.5.5, General Purpose input/Output Configuration (GPIOx) for details.
USB 2.0 Suspend State Indicator	SUSP_IND	O12	USB 2.0 Suspend State Indicator  SUSP_IND can be used as a sideband remote wakeup signal for the host when in USB 2.0 suspend.

TABLE 3-7: MISCELLANEOUS PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description
Reset Control Input	RESET_N	IS	Reset Control Input
			This pin places the hub into Reset Mode when pulled low.
Bias Resistor	RBIAS	I-R	A 12.0 k $\Omega$ (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings. Place the resistor as close to the device as possible with a dedicated, low impedance connection to the GND plane.
External 25 MHz Crystal Input	XTALI	ICLK	External 25 MHz crystal input
External 25 MHz Reference Clock Input	CLKIN	ICLK	External reference clock input.  The device may alternatively be driven by a single-ended clock oscillator. When this method is used, XTALO should be left unconnected.
External 25 MHz Crystal Output	XTALO	OCLK	External 25 MHz crystal output
Test	TESTEN	I/O12	Test pin.  This signal is used for test purposes and must always be connected to ground.
No Connect	NC	-	No connect.  For proper operation, this signal must be left unconnected.

TABLE 3-8: CONFIGURATION STRAP PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
Device Mode Configuration Strap	CFG_STRAP	I	Device Mode Configuration Strap.  This configuration strap is used to set the device mode. Refer to Section 3.5.1, CFG_STRAP Configuration for details.  See Note 2
Port 6-1 D+ Disable Configuration Strap	PRT_DIS_P[6:1]	I	Port 6-1 D+ Disable Configuration Strap.  These configuration straps are used in conjunction with the corresponding PRT_DIS_M[6:1] straps to disable the related port (6-1). Refer to Section Section 3.5.2, Port Disable Configuration (PRT_DIS_P[6:1] / PRT_DIS_M[6:1]) for more information.  See Note 2
Port 6-1 D- Disable Configuration Strap	PRT_DIS_M[6:1]	I	Port 6-1 D- Disable Configuration Strap.  These configuration straps are used in conjunction with the corresponding <a href="PRT_DIS_P[6:1]">PRT_DIS_P[6:1]</a> straps to disable the related port (6-1). Refer to Section 3.5.2, Port Disable Configuration (PRT_DIS_P[6:1] / PRT_DIS_M[6:1]) for more information.  See Note 2
Non-Removable Ports Configuration Strap	<u>CFG_NON_REM</u>	ı	Configuration strap to control number of reported non-removal ports. See Section 3.5.3, Non-Removable Port Configuration (CFG_NON_REM)  See Note 2
Battery Charging Configuration Strap	CFG_BC_EN	I	Configuration strap to control number of BC 1.2 enabled downstream ports. See Section 3.5.4, Battery Charging Configuration (CFG_BC_EN)  See Note 2

Note 2:Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET\_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 3.5, Configuration Straps and Programmable Functions for additional information.

TABLE 3-9: POWER AND GROUND PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description
+3.3V Power Supply Input	VDD33	Р	+3.3 V power and internal regulator input
Сарру прис			Refer to Section 4.1, Power Connections for power connection information
+1.2V Core Power Supply	VDD12	Р	+1.2 V core power
Input			Refer to Section 4.1, Power Connections for power connection information.
Ground	GND	Р	Common ground.
			This exposed pad must be connected to the ground plane with a via array.

### 3.4 Buffer Type Descriptions

TABLE 3-10: USB5926 BUFFER TYPE DESCRIPTIONS

BUFFER	DESCRIPTION
I	Input.
IS	Input with Schmitt trigger.
O12	Output buffer with 12 mA sink and 12 mA source.
OD12	Open-drain output with 12 mA sink
PU	50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.
	Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.
	Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
I/O-U	Analog input/output defined in USB specification.
I-R	RBIAS.

Note: Refer to Section 10.5, DC Specifications for individual buffer DC electrical characteristics.

#### 3.5 Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset (RESET\_N) to determine the default configuration of a particular feature. The state of the signal is latched following deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the various device configuration straps and associated programmable pin functions.

Note:

The system designer must guarantee that configuration straps meet the timing requirements specified in Section 10.6.2, Power-On and Configuration Strap Timing and Section 10.6.3, Reset and Configuration Strap Timing. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

#### 3.5.1 <u>CFG STRAP</u> CONFIGURATION

The <u>CFG\_STRAP</u> pin is used to place the hub into preset modes of operation. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-down, and 10  $\Omega$  pull-up as shown in Table 3-11.

TABLE 3-11: <u>CFG\_STRAP</u> RESISTOR ENCODING

CFG_STRAP Resistor Value	Config	Setting
200 kΩ Pull-Down	CONFIG1	I <sup>2</sup> C Bridging Mode
		The SMBus interface will operate in Master Mode for use with USB to $I^2C$ bridging function. For more information on USB to $I^2C$ bridging with the USB5806C, refer to the "USB to $I^2C$ Using Microchip USB 3.1 Gen 1 Hubs" application note.
200 kΩ Pull-Up	CONFIG2	SMBus Slave Mode
		The SMBus interface will operate in Slave Mode for use with hub configuration.
10 kΩ Pull-Down	CONFIG3	Unused, Reserved
10 kΩ Pull-Up	CONFIG4	Unused, Reserved
10 Ω Pull-Down	CONFIG5	Unused, Reserved
10 Ω Pull-Up	CONFIG6	Unused, Reserved

#### 3.5.2 PORT DISABLE CONFIGURATION (PRT\_DIS\_P[6:1] / PRT\_DIS\_M[6:1])

The <u>PRT\_DIS\_P[6:1]</u> and <u>PRT\_DIS\_M[6:1]</u> configuration straps are used in conjunction to disable the related port (6-1). For <u>PRT\_DIS\_Px</u> (where *x* is the corresponding port 6-1):

0 = Port x D+ Enabled

1 = Port x D+ Disabled

For  $\underline{PRT\_DIS\_Mx}$  (where *x* is the corresponding port 6-1):

0 = Port x D- Enabled

1 = Port x D- Disabled

**Note:** Both <u>PRT\_DIS\_Px</u> and <u>PRT\_DIS\_Mx</u> (where *x* is the corresponding port) must be tied to 3.3 V to disable the associated downstream port. Disabling the USB 2.0 port will also disable the corresponding USB 3.2 Gen 1 port.

#### 3.5.3 NON-REMOVABLE PORT CONFIGURATION (CFG NON REM)

The <u>CFG\_NON\_REM</u> configuration strap is used to configure the non-removable port settings of the device to one of five settings. These modes are selected by the configuration of an external resistor on the <u>CFG\_NON\_REM</u> pin. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-up, 10  $\Omega$  pull-down and 10  $\Omega$  pull-up as shown in Table 3-12.

TABLE 3-12: CFG NON REM RESISTOR ENCODING

<u>CFG_NON_REM</u> Resistor Value	Setting
200 kΩ Pull-Down	All ports removable
200 kΩ Pull-Up	Port 3 non-removable
10 kΩ Pull-Down	Port 3, 4 non-removable
10 kΩ Pull-Up	Port 3, 4, 5, non-removable
10 Ω Pull-Down	Port 3, 4, 5, 6 non-removable
10 Ω Pull-Up	Reserved

#### 3.5.4 BATTERY CHARGING CONFIGURATION (CFG BC EN)

The <u>CFG\_BC\_EN</u> configuration strap is used to configure the battery charging port settings of the device to one of five settings. These modes are selected by the configuration of an external resistor on the <u>CFG\_BC\_EN</u> pin. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-up, 10  $\Omega$  pull-down and 10  $\Omega$  pull-up as shown in Table 3-13.

TABLE 3-13: CFG BC EN RESISTOR ENCODING

<u>CFG_BC_EN</u> Resistor Value	Setting
200 kΩ Pull-Down	No battery charging
200 kΩ Pull-Up	Port 1 battery charging
10 kΩ Pull-Down	Port 1, 2 battery charging
10 kΩ Pull-Up	Port 1, 2, 3, battery charging
10 Ω Pull-Down	Port 1, 2, 3, 4 battery charging
10 Ω Pull-Up	Port 1, 2, 3, 4, 5, 6 battery charging

#### 3.5.5 GENERAL PURPOSE INPUT/OUTPUT CONFIGURATION (GPIOx)

General Purpose Inputs/Outputs may be used for application specific purposes. Any given GPIO may operate as an input or an output. Inputs can apply an internal  $50k\Omega$  pull-down or pull-up resistor. Outputs may drive low or drive high (3.3V). GPIOs may be configured and manipulated during runtime (while enumerated to a host) in one of two ways:

- SMBus configuration
- · USB to GPIO bridging

#### 3.5.5.1 SMBus configuration

The SMBus slave interface may be used to write to internal registers that configure the state of the GPIO. Refer to the "Configuration Options for Microchip USB58xx and USB59xx Hubs" application note for additional details.

#### 3.5.5.2 USB to GPIO Bridging


USB to GPIO Bridging may be used to write to internal registers that configure the state of the GPIO. USB to GPIO bridging operates via host communication to the hub's internal Hub Feature Controller. Refer to the "USB to GPIO Bridging for Microchip USB3.1 Gen 1 Hubs" application note for additional details.

#### 4.0 DEVICE CONNECTIONS

#### 4.1 Power Connections

Figure 4-1 illustrates the device power connections.


FIGURE 4-1: DEVICE POWER CONNECTIONS



#### 4.2 SPI ROM Connections

Figure 4-2 illustrates the device SPI ROM connections. Refer to **Section 7.1 "SPI Master Interface"** for additional information on this device interface.


FIGURE 4-2: SPI ROM CONNECTIONS



#### 4.3 SMBus Slave Connections

Figure 4-3 illustrates the device SMBus slave connections. Refer to **Section 7.2 "SMBus Slave Interface"** for additional information on this device interface.

FIGURE 4-3: SMBUS SLAVE CONNECTIONS



#### 5.0 MODES OF OPERATION


The device provides two main modes of operation: Standby Mode and Hub Mode. These modes are controlled via the RESET\_N pin, as shown in Table 5-1.

TABLE 5-1: MODES OF OPERATION

RESET_N Input	Summary
0	<b>Standby Mode</b> : This is the lowest power mode of the device. No functions are active other than monitoring the RESET_N input. All port interfaces are high impedance and the PLL is halted. Refer to Section 8.3.2, External Chip Reset (RESET_N) for additional information on RESET_N.
1	<b>Hub (Normal) Mode</b> : The device operates as a configurable USB hub with battery charger detection. This mode has various sub-modes of operation, as detailed in Figure 5-1. Power consumption is based on the number of active ports, their speed, and amount of data transferred.

The flowchart in Figure 5-1 details the modes of operation and how the device traverses through the Hub Mode stages (shown in bold). The remaining sub-sections provide more detail on each stage of operation.

FIGURE 5-1: HUB BOOT FLOWCHART



#### 5.1 Standby Mode

If the RESET\_N pin is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all downstream ports are disabled, the USB data pins are held in a high-impedance state, all transactions immediately terminate (no states saved), all internal registers return to their default state, the PLL is halted, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET\_N is negated high.

#### 5.2 SPI Initialization Stage (SPI\_INIT)

The first stage, the initialization stage, occurs on the deassertion of RESET\_N. In this stage, the internal logic is reset, the PLL locks if a valid clock is supplied, and the configuration registers are initialized to their default state. The internal firmware then checks for an external SPI ROM. The firmware looks for an external SPI flash device that contains a valid signature of "2DFU" (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM (CFG\_RD stage).

When using an external SPI ROM, a 1 Mbit, 60 MHz or faster ROM must be used. Both 1- and 2-bit SPI operation are supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI ROMs are also supported.

If the system is not strapped for SPI Mode, code execution will continue from internal ROM (CFG\_RD stage).

#### 5.3 Configuration Read Stage (CFG\_RD)

In this stage, the internal firmware loads the default values from the internal ROM and then uses the configuration strapping options to override the default values. Refer to Section 3.5, Configuration Straps and Programmable Functions for information on usage of the various device configuration straps.

#### 5.4 Strap Read Stage (STRAP)

In this stage, the firmware registers the configuration strap settings and checks the state of <u>CFG\_STRAP</u>. If <u>CFG\_STRAP</u> is set for CONFIG2, then the hub will check the state of the <u>SMBDATA</u> and <u>SMBCLK</u> pins. If 10k pull-up resistors are detected on both pins, the device will enter the SOC\_CFG stage. If 10k pull-up resistors are not detected on both pins, the hub will transition to the OTP\_CFG stage instead.

#### 5.5 SOC Configuration Stage (SOC\_CFG)

In this stage, the SOC can modify any of the default configuration settings specified in the integrated ROM, such as USB device descriptors and port electrical settings.

There is no time limit on this mode. In this stage the firmware will wait indefinitely for the SMBus/l<sup>2</sup>C configuration. When the SOC has completed configuring the device, it must write to register 0xFF to end the configuration.

#### 5.6 OTP Configuration Stage (OTP CFG)

Once the SOC has indicated that it is done with configuration, all configuration data is combined in this stage. The default data, the SOC configuration data, and the OTP data are all combined in the firmware and the device is programmed.

After the device is fully configured, it will go idle and then into suspend if there is no VBUS or Hub.Connect present. Once VBUS is present, and battery charging is enabled, the device will transition to the Battery Charger Detection Stage. If VBUS is present, and battery charging is not enabled, the device will transition to the Connect stage.

#### 5.7 Hub Connect Stage (Hub.Connect)

Once the CHGDET stage is completed, the device enters the Hub Connect stage. USB connect can be initiated by asserting the VBUS pin function high. The device will remain in the Hub Connect stage indefinitely until the VBUS pin function is deasserted.

#### 5.8 Normal Mode

Lastly, the hub enters Normal Mode of operation. In this stage full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the system.

#### 6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. The hub can be configured either internally or externally depending on the implemented interface.

Microchip provides a comprehensive software programming tool, Pro-Touch2, for configuring the USB5926C functions, registers and OTP memory. All configuration is to be performed via the Pro-Touch2 programming tool. For additional information on the Pro-Touch2 programming tool, refer to Software Libraries within Microchip USB5926C product page at www.microchip.com/USB5926C.

**Note:** Device configuration straps and programmable pins are detailed in Section 3.5, Configuration Straps and Programmable Functions.

Refer to Section 7.0, Device Interfaces for detailed information on each device interface.

#### 6.1 Customer Accessible Functions

The following functions are available to the customer via the Pro-Touch2 Programming Tool.

Note: For additional programming details, refer to the Pro-Touch2 programming tool User's Guide.

#### 6.1.1 USB ACCESSIBLE FUNCTIONS

#### 6.1.1.1 I<sup>2</sup>C Bridging Access over USB

Access to  $I^2C$  devices is performed as a pass-through operation from the USB Host. The device firmware has no knowledge of the operation of the attached  $I^2C$  device. For more information, refer to the Microchip USB5926C product page and Pro-Touch2 at www.microchip.com/USB5926C.

**Note:** Refer to Section 7.3, I2C Bridge Interface for additional information on the I<sup>2</sup>C interface.

#### 6.1.1.2 SPI Access over USB

Access to an attached SPI device is performed as a pass-through operation from the USB Host. The device firmware has no knowledge of the operation of the attached SPI device. For more information, refer to the Microchip USB5926C product page and SDK at www.microchip.com/USB5926C.

Note: Refer to Section 7.1, SPI Master Interface for additional information on the SPI.

#### 6.1.1.3 OTP Access

The OTP ROM in the device is accessible via the USB bus during normal runtime operation or SMBus during the SOC\_CFG stage. For more information, refer to the Microchip USB5926C product page or the Pro-Touch2 User's Guide.

#### 6.1.1.4 Battery Charging Access over USB

The Battery charging behavior of the device can be dynamically changed by the USB Host when something other than the preprogrammed or OTP programmed behavior is desired. For more information, refer to the Microchip USB5926C product page or the Pro-Touch2 User's Guide.

#### 6.1.2 SMBUS ACCESSIBLE FUNCTIONS

OTP access and configuration of specific device functions are possible via the USB5926C SMBus slave interface. All OTP parameters can be modified via the SMBus Host. For more information refer to the Microchip USB5926C product page.

#### 7.0 DEVICE INTERFACES

The USB5926C provides multiple interfaces for configuration and external memory access. This section details the various device interfaces and their usage:

- · SPI Master Interface
- SMBus Slave Interface
- · I2C Bridge Interface

**Note:** For details on how to enable each interface, refer to Section 3.5, Configuration Straps and Programmable

For information on device connections, refer to Section 4.0, Device Connections. For information on device configuration, refer to Section 6.0, Device Configuration.

Microchip provides a comprehensive software programming tool, Pro-Touch2, for configuring the USB5926C functions, registers and OTP memory. All configuration is to be performed via the Pro-Touch2 programming tool. For additional information on the Pro-Touch2 programming tool, refer to Software Libraries within Microchip USB5926C product page at www.microchip.com/USB5926C.

#### 7.1 SPI Master Interface

The device is capable of code execution from an external SPI ROM. When configured for SPI Mode, on power up the firmware looks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM.

**Note:** For SPI timing information, refer to Section 10.6.7, SPI Timing.

#### 7.2 SMBus Slave Interface

The device includes an integrated SMBus slave interface, which can be used to access internal device run time registers or program the internal OTP memory. SMBus slave detection is accomplished by setting the <a href="CFG\_STRAP"><u>CFG\_STRAP</u></a> in the correct configuration followed by detection of pull-up resistors on both the SMDAT and SMCLK signals during the hub's bootup sequence. Refer to Section 3.5.1, CFG\_STRAP Configuration for additional information.

Note:

All configuration is to be performed via the Pro-Touch2 programming tool. For additional information on the Pro-Touch2 programming tool, refer to Software Libraries within Microchip USB5926C product page at www.microchip.com/USB5926C.

### 7.3 I<sup>2</sup>C Bridge Interface

The I<sup>2</sup>C Bridge interface implements a subset of the I<sup>2</sup>C Master Specification (Please refer to the *Philips Semiconductor Standard I<sup>2</sup>C-Bus Specification* for details on I<sup>2</sup>C bus protocols). The I<sup>2</sup>C Bridge conforms to the Fast-Mode I<sup>2</sup>C Specification (400 kbit/s transfer rate and 7-bit addressing) for protocol and electrical compatibility. The device acts as the master and generates the serial clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts as the receiver), and generates the START and STOP conditions. The I<sup>2</sup>C Bridge interface frequency is configurable through the I<sup>2</sup>C Bridging commands. I<sup>2</sup>C Bridge frequencies are derived from the formula 626KHz/n, where n is any integer from 1 to 256. Refer to Section 3.5.1, CFG\_STRAP Configuration for additional information.

**Note:** Extensions to the I<sup>2</sup>C Specification are not supported.

All configuration is to be performed via the Pro-Touch2 programming tool. For additional information on the Pro-Touch2 programming tool, refer to Software Libraries within Microchip USB5926C product page at www.microchip.com/USB5926C.

#### 8.0 FUNCTIONAL DESCRIPTIONS

This section details various USB5926C functions, including:

- USB Type-C Receptacle Support
- Battery Charging
- Resets
- · Link Power Management (LPM)
- · Remote Wakeup Indicator
- · Port Control Interface
- · Port Split

#### 8.1 USB Type-C Receptacle Support

The USB5926C has built-in support for the USB Type-C receptacle. There are 3 fundamental configurations:

- External USB 3.2 Gen 1 Multiplexer
- Internal USB3.1 Gen 1 Multiplexer, "Type-C Control Mode 1"
- Internal USB 3.1 Gen 1 Multiplexer, "Type-C Control Mode 2"


#### 8.1.1 EXTERNAL USB 3.2 GEN 1 MULTIPLEXER

C\_ATTACH[0:2] pins are used to signal to the hub when a valid USB Type-C connection has been detected. This functionality requires an external USB Type-C controller such as a Microchip UTC2000 to monitor the USB Type-C receptacle for a valid attach. This signal is used to enable and disable clocking to the USB 3.2 Gen 1 PHY in order to reduce power consumption when there is no USB Type-C attach.

The polarity of the C ATTACH[0:2] pins are controlled by the CC POL pin. See Table 3-6 for details.

A diagram of a USB Type-C Downstream Facing Port with a USB5926C, Microchip UTC2000, and external multiplexer is shown in Figure 8-1.

FIGURE 8-1: DFP TYPE-C PORT WITH MICROCHIP UTC2000 AND EXTERNAL MUX



#### 8.1.2 INTERNAL USB3.1 GEN 1 MULTIPLEXER, "TYPE-C CONTROL MODE 1"

"Type-C Control Mode 1" is enabled by setting the ALT\_MUX\_EN signal low or leaving it floating. While in "Type-C Control Mode 1", the C\_ATTACH[0:2] and AB[0:2] pins are used together to signal to the hub when a valid USB Type-C connection has been detected and in what orientation the connection has been detected. This functionality requires an external USB Type-C controller such as a Microchip UTC2000 to monitor the USB Type-C receptacle for a valid attach. These signal are used to enable/disable the USB 3.1 Gen 1 PHYs appropriately according to the detected Type-C attach and orientation. Unused USB 3.1 Gen 1 PHYs are disabled to conserve power.

The polarity of the C\_ATTACH[0:2] pins and AB[0:2] are controlled by the CC\_POL pin. See Table 3-6 for details.

A diagram of a USB Type-C Downstream Facing Port with the USB5926C, Microchip UTC2000, and internal multiplexer operating in "Type-C Control Mode 1" is shown in Figure 8-2.

A diagram of a USB Type-C Upstream Facing Port with the USB5926C, Microchip UTC2000, and internal multiplexer operating in "Type-C Control Mode 1" is shown in Figure 8-3.




FIGURE 8-2: UFP TYPE-C PORT WITH MICROCHIP UTC2000 & INTERNAL MUX (MODE 1)




FIGURE 8-3: UFP TYPE-C PORT WITH MICROCHIP UTC2000 & EXTERNAL MUX (MODE 1)

#### 8.1.3 INTERNAL USB 3.1 GEN 1 MULTIPLEXER, "TYPE-C CONTROL MODE 2"

"Type-C Control Mode 2" is enabled by setting the ALT\_MUX\_EN signal high. While in "Type-C Control Mode 2", the ATTACH\_MUX[0:2]A and ATTACH\_MUX[0:2]B pins are used to signal to the hub when a valid USB Type-C connection has been detected and in what orientation the connection has been detected. This functionality requires an external USB Type-C controller (this mode not directly supported by UTC2000) to monitor the USB Type-C receptacle for a valid attach. These signal are used to enable/disable the USB 3.1 Gen 1 PHYs appropriately according to the detected Type-C attach and orientation. Unused USB 3.1 Gen 1 PHYs are disabled to conserve power.

The polarity of the ATTACH\_MUX[0:2]A pins and ATTACH\_MUX[0:2]B are controlled by the CC\_POL pin. See Table 3-6 for details.

A diagram of a USB Type-C Downstream Facing Port with internal multiplexer operating in "Type-C Control Mode 2" with the USB5926C is shown in Figure 8-4.

A diagram of a USB Type-C Upstream Facing Port with internal multiplexer operating in "Type-C Control Mode 2" with the USB5926C is shown in Figure 8-5.

FIGURE 8-4: DFP TYPE-C PORT WITH GENERIC TYPE-C CONTROLLER AND INTERNAL MUX (MODE 2)






FIGURE 8-5: UFP TYPE-C PORT WITH GENERIC TYPE-C CONTROLLER & INTERNAL MUX (MODE 2)



#### 8.2 Battery Charging

The device can be configured by an OEM to have any of the downstream ports support battery charging. The hub's role in battery charging is to provide acknowledgment to a device's query as to whether the hub system supports USB battery charging. The hub silicon does not provide any current or power FETs or any additional circuitry to actually charge the device. Those components must be provided externally by the OEM.

#### FIGURE 8-6: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the OEM provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply from the device. This indication, via the PRT\_CTL[6:1] pins, is on a per port basis. For example, the OEM can configure two ports to support battery charging through high current power FETs and leave the other two ports as standard USB ports.

For additional information, refer to the Microchip USB5926C Battery Charging application note on the Microchip.com USB5926C product page www.microchip.com/USB5926C.

#### 8.3 Resets

- Power-On Reset (POR)
- External Chip Reset (RESET\_N)
- · USB Bus Reset

#### 8.3.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 10.6.2, Power-On and Configuration Strap Timing.

#### 8.3.2 EXTERNAL CHIP RESET (RESET N)

A valid hardware reset is defined as assertion of RESET\_N, after all power supplies are within operating range, per the specifications in Section 10.6.3, Reset and Configuration Strap Timing. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET\_N causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- 4. The external crystal oscillator is halted.
- The PLL is halted.

**Note:** All power supplies must have reached the operating levels mandated in Section 10.2, Operating Conditions\*\*, prior to (or coincident with) the assertion of **RESET N**.

#### 8.3.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

- 1. Sets default address to 0.
- 2. Sets configuration to Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- 4. Complies with the USB Specification for behavior after completion of a reset sequence.

The host then configures the device in accordance with the USB Specification.

Note: The device does not propagate the upstream USB reset to downstream devices.

#### 8.4 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-1.

TABLE 8-1: LPM STATE DEFINITIONS

State	Description	Entry/Exit Time to L0
L2	Suspend	Entry: ~3 ms Exit: ~2 ms (from start of RESUME)
L1	Sleep	Entry: <10 us Exit: <50 us
L0	Fully Enabled (On)	-

#### 8.5 Remote Wakeup Indicator

The remote wakeup indicator feature uses SUSP\_IND as a side band signal to wake up the host when in USB 2.0 suspend. This feature is enabled and disabled via the HUB\_RESUME\_INHIBIT configuration bit in the hub configuration space register HUB\_CFG\_3. The only way to control the bit is by configuration EEPROM, SMBus or internal ROM default setting. The state is only modified during a power on reset, or hardware reset. No dynamic reconfiguring of this capability is possible.

When HUB\_RESUME\_INHIBIT = '0', Normal Resume Behavior per the USB 2.0 specification

When HUB RESUME INHIBIT = '1', Modified Resume Behavior is enabled

**Note:** The SUSP\_IND signal only indicates the USB2.0 state.

#### 8.6 Port Control Interface

Port power and over-current sense share the same pin (PRT\_CTLx) for each port. These functions can be controlled directly from the USB hub, or via the processor. Additionally, smart port controllers can be controlled via the I<sup>2</sup>C interface.

The device can be configured into one of the two following port control modes:

- Ganged Mode A single GANG\_PWR pin controls power and detects over-current events for all downstream ports.
- Individual Mode Each port has an individual PRT\_CTLx pin for independent port power control and over-current detection.

Port connection in various modes are detailed in the following subsections.

#### 8.6.1 PORT CONNECTION IN GANGED MODE


Ganged Mode is enabled via SMBus or OTP configuration. GANG\_PWR becomes the port control (PRTCTL) pin for all downstream ports when the hub is configured for ganged port power control mode. All port power controllers should be controlled from this pin when the hub is configured for ganged port power mode. While in this mode of operation, an over-current event on any single downstream port will cause all downstream ports to be flagged for over-current.

#### 8.6.2 PORT CONNECTION IN INDIVIDUAL MODE

#### 8.6.2.1 Port Power Control using USB Power Switch

Individual mode is the default mode of operation. When operating in individual mode, the device will have one port power control and over-current sense pin for each downstream port. When disabling port power, the driver will actively drive a '0'. To avoid unnecessary power dissipation, the pull-up resistor will be disabled at that time. When port power is enabled, it will disable the output driver and enable the pull-up resistor, making it an open drain output. If there is an over-current situation, the USB Power Switch will assert the open drain OCS signal. The Schmidt trigger input will recognize that as a low. The open drain output does not interfere. The over-current sense filter handles the transient conditions such as low voltage while the device is powering up.


FIGURE 8-7: PORT POWER CONTROL WITH USB POWER SWITCH




When the port is enabled, the  $PRT\_CTLx$  pin input is constantly sampled. Overcurrent events can be detected in one of two ways:

- Single, continuous low pulse (consecutive low samples over t<sub>ocs\_single</sub>), as shown in Figure 8-8.
- Two short low pulses within a rolling window (two groupings of 1 or more low samples over t<sub>ocs\_double</sub>), as shown in Figure 8-9.

#### FIGURE 8-8: SINGLE LOW PULSE OVERCURRENT DETECTION



### FIGURE 8-9: DOUBLE LOW PULSE OVERCURRENT DETECTION



To maximize compatibility with various port power control topologies, the parameters  $t_{ocs\_single}$  and  $t_{ocs\_double}$  are configurable via the Overcurrent Minimum Pulse Width Register and Overcurrent Inactive Timer Register.

The pin also has a turn-on "lockout" feature where the state of the pin is ignored for a configured amount of time immediately after port power is turned on. This prevents slow ramp times due to parasitic resistance/capacitance attached to the pin from triggering false overcurrent detections. This parameter is configurable via the Overcurrent Lockout Timer Register.

TABLE 8-2: OVERCURRENT MINIMUM PULSE WIDTH REGISTER

	OCS_MIN_WIDTH (30EAh)		Overcurrent Detection Pulse Window
BIT	Name	R/W	Description
7:4	Reserved	R	Reserved
3:0	OCS_MIN_WIDTH	R/W	The minimum overcurrent detection pulse width (tocs_single) is configured in this register.  The range can be configured in 1ms increments from 0ms to 5ms.  0000 - 0ms minimum overcurrent detection pulse width 0001 - 1ms minimum overcurrent detection pulse width 0010 - 2ms minimum overcurrent detection pulse width 0011 - 3ms minimum overcurrent detection pulse width 0100 - 4ms minimum overcurrent detection pulse width 0101 - 5ms minimum overcurrent detection pulse width [Default]

TABLE 8-3: OVERCURRENT INACTIVE TIMER REGISTER

	OCS_INACTIVE_TIMER (30EBh)		Overcurrent Inactive Timer After First Overcurrent Detection
BIT	Name	R/W	Description
7:0	OCS_INACTIVE_TIMER	R/W	This register configures the timer within which a double low pulse triggers an overcurrent detection event (tocs_double).
			The timer can be incremented in 1ms steps. The default value is 20ms (14h).
			Note: This register should never be set to 00h.

TABLE 8-4: OVERCURRENT LOCKOUT TIMER REGISTER

	START_LOCKOUT_TIMER_REG (30E1h)		Start Lockout Timer Register
BIT	Name	R/W	Description
7:0	START_LOCKOUT_TIMER_REG	R/W	The "start lockout timer" blocks an overcurrent event from being detected immediately after port power is turned on. Any overcurrent event within this timer value is ignored.  The timer can be incremented in 1ms steps. The default value is 10ms (0Ah).  Note: This register should never be set to 00h.


### 8.6.2.2 Port Power Control using Poly Fuse

Note:

When using the device with a poly fuse, there is no need for an output power control. To maintain consistency, the same circuit will be used. A single port power control and over-current sense for each downstream port is still used from the Hub's perspective. When disabling port power, the driver will actively drive a '0'. This will have no effect as the external diode will isolate pin from the load. When port power is enabled, it will disable the output driver and enable the pull-up resistor. This means that the pull-up resistor is providing 3.3 volts to the anode of the diode. If there is an over-current situation, the poly fuse will open. This will cause the cathode of the diode to go to 0 volts. The anode of the diode will be at 0.7 volts, and the Schmidt trigger input will register this as a low resulting in an over-current detection. The open drain output does not interfere.

The USB 2.0 and USB 3.2 Gen 1 bPwrOn2PwrGood descriptors must be set to 0 when using poly-fuse mode. Refer to the "Configuration Options for the USB58xx and USB59xx" Microchip application note for details on how to change these values.


FIGURE 8-10: PORT POWER CONTROL USING A POLY FUSE



### 8.6.2.3 Port Power Control with Single Poly Fuse and Multiple Loads


Many customers use a single poly fuse to power all their devices. For the ganged situation, all power control pins must be tied together.

FIGURE 8-11: PORT POWER CONTROL WITH GANGED CONTROL WITH POLY FUSE



### 8.6.3 PORT CONTROLLER CONNECTION EXAMPLE

### FIGURE 8-12: GENERIC PORT POWER CONTROLLERS



**Note:** The <u>CFG\_BC\_EN</u> configuration strap must be properly configured to enable battery charging on the appropriate ports. For more information on the <u>CFG\_BC\_EN</u> configuration strap, refer to <u>Section 3.5.4</u>, Battery Charging Configuration (CFG\_BC\_EN).

### 8.7 Port Split


### 8.7.1 FEATURE OVERVIEW

This feature allows the USB 2.0 and USB 3.2 Gen 1 PHYs associated with any downstream port to be operationally separated. The intention of this feature is to allow a system designer to connect an embedded USB 3.x device to the USB 3.2 Gen 1 PHY, while allowing the USB 2.0 PHY to be used as either a standard USB 2.0 port or with a separate embedded USB 2.0 device.

This feature operates outside of the provisions of the USB specifications. Operation is intended for specialized applications only. Contact your local sales representative for additional information.

In order to maintain a positive end user experience, it is recommended that only permanently attached, embedded USB 3.x devices be connected to the USB 3.2 Gen 1 PHY when enabling the Port Split feature. This prevents end users from attempting to connect USB High-Speed, Full-Speed, or Low-Speed devices to an exposed USB port which only has USB 3.2 Gen 1 connections.

FIGURE 8-13: RECOMMENDED PORT SPLITTING CONFIGURATIONS



# 8.7.2 PORT SPLITTING CONFIGURATION

Downstream ports 3 and 4 may be configured for Port Splitting. Port Splitting is configured via register configuration through SMBus during the hub configuration stage (SOC\_CFG) or via the hub's internal OTP memory.

When Port Splitting is enabled, the existing PRT\_CTLx pin associated with that port will continue to control the USB 2.0 portion of the port in an identical matter. A new pin function assigned to a GPIOx pin will be activated and configured to control the USB 3.2 Gen 1 portion of the port. This new pin is named PRTPWRx\_USB3\_SPLIT where x indicates the respective port. Note that overcurrent detection is not supported on the PRTPWRx\_USB3\_SPLIT pin. These new pins are assigned as shown in Table 8-5.

TABLE 8-5: PORT SPLIT PRTPWRX\_USB3\_SPLIT PIN ASSIGNMENT

GPIOx Pin	Port Split Assignment
GPIO66	PRTPWR3_USB3_SPLIT Option A
GPIO6	PRTPWR4_USB3_SPLIT Option A
GPIO5	PRTPWR3_USB3_SPLIT Option B
GPIO4	PRTPWR4_USB3_SPLIT Option B

# 8.7.2.1 Enabling Port Splitting

In order to enable the Port Splitting feature on downstream ports 3 and/or 4, the following configuration settings must be made.

### **Enabling Port Splitting on Port 3:**

- Write 0x42 to register 0x416E to select GPIO66 for Option A
- Write 0x05 to register 0x416E to select GPIO5 for Option B
- Set bit 5 of the **USB3\_PORT\_SPLIT\_EN** (0x3C48 = 0x20)
- Set bit 0 of the PORTSPLITENABLEFLAG (0x4141 = 0x01)

### **Enabling Port Splitting on Port 4:**

- Write 0x06 to register 0x416F to select GPIO6 for Option A
- Write 0x04 to register 0x416F to select GPIO4 for Option B
- Set bit 6 of the **USB3\_PORT\_SPLIT\_EN** (0x3C48 = 0x40)
- Set bit 0 of the PORTSPLITENABLEFLAG (0x4141 = 0x01)

# TABLE 8-6: USB 3.0 PORT SPLIT ENABLE REGISTER

USB3_PORT_SPLIT_EN (0x3C48 - RESET = 0x00)			USB 3.0 Port Split Enable
BIT	Name	R/W	Description
7:1	PORT_SPLIT_EN[7:1]	R/W	0 = Port Splitting on the specified port is disabled 1 = Port Splitting on the specified port is enabled  Bit [1] - Reserved [2] - Reserved [3] - Reserved [4] - Reserved [5] - Port 3 [6] - Port 4 [7] - Reserved
0	Reserved	R	Reserved

TABLE 8-7: GLOBAL PORT SPLIT ENABLE REGISTER

PORTSPLITENABLEFLAG (0x4141 - RESET = 0x00)			Global Port Split Enable
BIT	Name	R/W	Description
7:1	Reserved	R	Reserved
0	GLOBAL_PORT_SPLIT_EN	R/W	0 = Port Split feature global disable 1 = Port Split feature global enable

### 8.7.2.2 Link Timeout Reset

Port Splitting is intended for use with embedded USB 3.x devices only. When Port Splitting is enabled, the hub constantly monitors the USB 3.2 Gen 1 Link to see if a valid USB 3.2 Gen 1 Link is established. If there is no valid USB 3.2 Gen 1 Link for a configured amount of time (see below), then the hub will toggle assertion of the associated "PRTPWRx\_USB3\_SPLIT" pin in an attempt to reset the embedded USB 3.2 Gen 1 device and re-establish the USB 3.2 Gen 1 Link. The timer is always reset and restarted whenever the timeout occurs.

A valid USB 3.2 Gen 1 link is qualified by the LTSSM\_STATE register status for the port. A normal Link will actively switch through many Link states.

If the hub detects that the Link is staying in one of the following Link states the entire duration of the timeout timer, then the Link is stuck in an invalid state and PRTPWRx\_USB3\_SPLIT will be toggled in order to attempt to re-establish the Link

- SIS.Disabled(0x4)
- Rx.Detect(0x5)
- SS.Inactive(0x6)
- Polling(0x7)
- Recovery(0x8)
- · HotReset (0x9)

The Link Timeout Reset value is configured via register 0x4171 and can be overridden by OTP. The default value is 0x05, which selects a Timeout value of 1 second. Setting the register to 0x00 will disable the Link Timeout Reset feature.

The duration of the Link reset (time which PRTPWRx\_USB3\_SPLIT signal stays low) can be configured in register 0x4176. The default duration is 400ms with a configurable range of 350ms to 2.9s.

# 8.8 USB Billboard Device Class Support

TABLE 8-8: USB 3.X PORT SPLIT LINK TIMEOUT REGISTER

USB3_PORT_SPLIT_TIMEOUT (0X4171 - RESET=0X05)			USB 3.X PORT SPLIT LINK TIMEOUT REGISTER
BIT	NAME	R/W	DESCRIPTION
[7:3]	Reserved	R/W	Always read '0'
[2:0]	PORT_SPLIT_TIMEOUT[2:0]	R/W	Global USB Port Splitting Link Timeout Value  If Port Splitting is enabled on a port and there is no valid USB 3.x Link for the configured amount of time, then the associated "PRTPWRx_USB3_SPLIT" pin will be toggled in an attempt to reset the embedded USB 3.x device and re-establish the USB 3.x Link. The timer is always reset and restarted whenever the timeout occurs.  000b - No Timeout, never toggle PRTPWRx_USB3_SPLIT 001b - 100ms 010b - 250ms 011b - 500ms 100b - 750ms 101b - 1 second 110b - 2 second 111b - Reserved

TABLE 8-9: USB 3.X PORT SPLIT TOGGLE TIME REGISTER

USB3_PORT_SPLIT_TOGGLE_TIME (0X4176 - RESET=0X05)		ИE	USB 3.X PORT SPLIT TOGGLE TIME REGISTER
ВІТ	NAME	R/W	DESCRIPTION
[7:0]	PORT_SPLIT_TOGGLE_ TIME[7:0]	R/W	The PORT_SPLIT_TOGGLE_TIME is used to control the length of time port power is toggled off. This is specific to the "PRTPWRx_USB3_SPLIT" pin, and is only used in conjunction with 0X4171. The timer is always reset whenever the toggle completes.
			The minimum toggle time is 350ms and is represented by 00000000b.
			Each incremental value will add 10ms to the 350ms minimum value.

USB Billboard is supported by the USB5926C in conjunction with an external USB Power Delivery capable controller that supports the USB PD stack and alternate mode negotiation.

When a USB Type-C enabled product supports alternate modes for enhanced capability beyond what is available through USB connectivity alone, that product must support a USB Billboard endpoint so that a user will be notified by an operating system when the enhanced capability is not enabled due to an alternate mode mismatch.

A good example of alternate mode functionality is support for a DisplayPort monitor that many docking stations provide. In this case, the docking station offers DisplayPort (DP) capability over the USB-C connector as an alternate mode. The DP monitor will only function correctly when a successful alternate mode negotiation occurs between the docking station and the notebook PC (this is the USB-C to USB-C connection). In order for the alternate mode negotiation to succeed, the Notebook and the Docking Station must both support DP over USB-C, and have the DP messaging capability enabled to support alternate mode negotiation. If the alternate mode negotiation is successful, then the notebook and the Docking Station both change their multiplexers to enable DP signaling over USB Type-C. In this case, no USB Billboard messages need to be displayed.

If the above example instead uses a notebook that doesn't support DP over USB-C, then the alternate mode negotiation will fail. The docking station will not have a way to enable the DP monitor capability, reducing functionality for the customer. For this is the reason, USB Billboard capability is mandated. In this case, a USB Billboard device class endpoint must appear on a hub port within the Docking Station, and it must provide text and or a web site link which will provide information to the user regarding the corrective steps required to use the feature.

In the case of the USB5926C, all of the above mentioned negotiation capability will occur outside of the USB5926C via an external USB Power Delivery capable device that contains a full USB PD stack and can communicate via USB PD messaging. In an alternate mode failure case, the USB5926C will provide that message by allowing the USB host to enumerate an internal USB Billboard Device Class just after the failure in response to a signal from the external USB PD controller. The Billboard Device descriptors will contain the failure message to the USB Host. The message itself will be prerecorded in the device's OTP memory.

### 8.8.1 BILLBOARD ENABLE IN OTP AND GPIOx PIN USE

Any of the GPIOx pins may be selected to use as the BILLBOARD\_EN input. By default, GPIO68 is selected when the Billboard feature is enabled.

The BILLBOARD\_EN input signal is active low. When the pin is driven low by a Power Delivery controller to indicate an alternate mode negotiation failure, the Billboard functionality will activate.

TABLE 8-10: USB BILLBOARD CONTROL

USBBILLBOARDCNTL (OTP ADDR4 - RESET=0X14)			USB BILLBOARD CONTROL
ВІТ	NAME	R/W	DESCRIPTION
[7:6]	Reserved	R/W	Always read '0'
[5:1]	BILLBOARD_EN Pin Select	R/W	00000= GPIO64 00001= GPIO1 00010= GPIO2 00011= GPIO3 00100= GPIO65 00101= GPIO66 00110= GPIO67 00111= GPIO23 01000= GPIO10 01001= Reserved 01010= GPIO68 (default) 01011= GPIO6 01100= GPIO69 01101= GPIO70 01111= GPIO71 01111= GPIO5 10000= GPIO4
[0]	Billboard Support Enable	R/W	0 = Billboard support disabled 1 = Billboard support enabled

### 8.8.2 BILLBOARD ENDPOINT FUNCTIONALITY

When the applicable GPIOx pin is 0, which indicates that Billboard device must be displayed, the following sequence of events will occur:

- 1. USB5926C will force the Hub Feature Controller internal device to disconnect from the USB Hub port (emulating a physical detach)
- 2. USB5926C will force the Hub Feature Controller to re-connect with descriptors that will show the Hub Feature Controller endpoint is a Billboard device, compliant to version 1.1 of the Billboard device class specification.
- 3. USB5926C will start a timer (Timer A) when the Host sets the Hub Feature Controller USB address. This timer will be used to ensure that the Billboard endpoint will not remain permanently attached if it is never accessed. The default Timer A timeout is 20 seconds.
- 4. This implementation will only support Billboard when a failure occurs, therefore the Device Container uses a static list of device capabilities and will only expose the Billboard Device on failure to enter into Modal Operation and will set the **bmConfigured** descriptor field to "Unspecified Error" (00b) by default.
- 5. The Hub Feature Controller will Provide the *iAlternateModeString* when the host requests it, and will start a timer (Timer B). The default Timer B timeout is 20 seconds.
- 6. When either timer expires, the USB5926C will force the Hub Feature Controller internal device to disconnect from the USB Hub port (emulating a physical detach).
- 7. USB5926C will force the Hub Feature Controller to re-connect with the standard Hub Feature Controller Functionality.

TABLE 8-11: TIMER A: BILLBOARD DETACH TIMER LSB

	DETACH_TIMER_A_LSB (413Ch)		Billboard Detach Timer A LSB
BIT	Name	R/W	Description
7:0	TIMEOUT	R/W	Timer A is started as soon as the Hub Feature Controller's Billboard Class Device address is set by the host. Once the timer expires, the Billboard Class Device will automatically detach from the host and reattach as the default WinUSB device.  Increments of 10ms can be set.  The default value of 413Ch = D0h, 413Dh = 07h is equivalent to a 20s timeout. (07D0h = 2000d)

TABLE 8-12: TIMER A: BILLBOARD DETACH TIMER MSB

	DETACH_TIMER_A_MSB (413Dh)		Billboard Detach Timer A MSB
BIT	Name	R/W	Description
7:0	TIMEOUT	R/W	Timer A is started as soon as the Hub Feature Controller's Billboard Class Device address is set by the host. Once the timer expires, the Billboard Class Device will automatically detach from the host and reattach as the default WinUSB device.
			Increments of 10ms can be set.
			Note: The default value of 413Ch = D0h, 413Dh = 07h is equivalent to a 20s timeout. (07D0h = 2000d)

TABLE 8-13: TIMER B: BILLBOARD DETACH TIMER LSB

DETACH_TIMER_B_LSB (413Eh)			Billboard Detach Timer B LSB
BIT	Name	R/W	Description
7:0	TIMEOUT	R/W	Timer B is started as soon as the host requests iAlternateModeString. Once the timer expires, the Billboard Class Device will automatically detach from the host and re-attach as the default WinUSB device.
			Increments of 10ms can be set.
			The default value of 413Ch = D0h, 413Dh = 07h is equivalent to a 20s timeout. (07D0h = 2000d)

TABLE 8-14: TIMER B: BILLBOARD DETACH TIMER MSB

DETACH_TIMER_B_MSB (413Fh)			Billboard Detach Timer A MSB
BIT	Name	R/W	Description
7:0	TIMEOUT	R/W	Timer B is started as soon as the host requests iAlternateModeString. Once the timer expires, the Billboard Class Device will automatically detach from the host and re-attach as the default WinUSB device.  Increments of 10ms can be set.
			Note: The default value of 413Ch = D0h, 413Dh = 07h is equivalent to a 20s timeout. (07D0h = 2000d)

# **USB5926C**

### 8.8.3 BILLBOARD DEVICE DESCRIPTORS

The AlternateModeString and iAdditionalInfoURL descriptors can be configured in the hub to provide the user with additional information about the Alternate Mode failure.

TABLE 8-15: BILLBOARD DEVICE DESCRIPTORS

Offset: 0	Offset: +1	Offset: +2	Offset: +3
			iAdditionalInfoURL
			Default = 01h
bNumberOfAlternate-	bPreferredAlternateMode	VCONN Power[0]	VCONN Power[1]
<b>Modes</b> Default = 01h	Default = 00h	Default = 00h	Default = 80h
bmConfigured[0]	bmConfigured[1]	bmConfigured[2]	bmConfigured[3]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[4]	bmConfigured[5]	bmConfigured[6]	bmConfigured[7]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[8]	bmConfigured[9]	bmConfigured[10]	bmConfigured[11]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[12]	bmConfigured[13]	bmConfigured[14]	bmConfigured[15]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[16]	bmConfigured[17]	bmConfigured[18]	bmConfigured[19]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[20]	bmConfigured[21]	bmConfigured[22]	bmConfigured[23]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[24]	bmConfigured[25]	bmConfigured[26]	bmConfigured[27]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bmConfigured[28]	bmConfigured[29]	bmConfigured[30]	bmConfigured[31]
Default = 00h	Default = 00h	Default = 00h	Default = 00h
bcdVersion[0]	bcdVersion[1]	bAdditonalFailureInfo	bReserved
Default = 10h	Default = 01h	Default = 00h	Default = 00h
wSVID[0]	wSVID[1]	bAlternateMode	
Default = 00h	Default = FFh	Default = 00h	

### 9.0 COMPLIANCE UPDATE

In order to be USB-IF certified, silicon revision C and newer of the USB5926C supports the USB 3.2 Engineering Change Notices (ECNs) included in the *Universal Serial Bus Revision 3.2 Specification*. This allows the latest revision of the USB5926C to be certified in compliance with USB-IF logo testing for the new USB Type-C<sup>®</sup> industry initiative. The following compliance updates are supported:

- Pending Header Packet (HP) Timer (TD7.9, TD7.11, TD7.26)
- Power Management (PM) Timer (TD7.18, TD7.20, TD7.23)
- Unacknowledged Connect and Remote Wake Test Failure (TD10.25)

These USB 3.2 ECNs can be found as part of the *Universal Serial Bus Revision 3.2 Specification* zip file, which can be downloaded from the USB developers website (http://www.usb.org/developers/docs/).

### 9.1 Pending Header Packet (HP) Timer (TD7.9, TD7.11, TD7.26)

A turn around time is defined between the communication of a Host and Device (Link Partners) for an acknowledgment of a USB connection. The time is budgeted between a number of steps (Transmit/Receive data path of the initiator, the delay in the cable, and the response time of the responder). If the time is exceeded, no USB communication is initiated.

The ECN calls to relax the timing from 3us to 10us at the link and PHY layers to allow for an extended propagation delay to account for the usage of active cables and retimers in new SuperSpeed Plus designs.

### Impact to Legacy Systems:

- · A new host with a retimer connected to an active cable AND a legacy device
- A legacy host connected to an active cable and a new device with or without a retimer

# 9.2 Power Management (PM) Timer (TD7.18, TD7.20, TD7.23)

There are three timers for link power management: PM\_LC\_TIMER, PM\_ENTRY\_TIMER, and Ux\_EXIT\_TIMER. The PM\_LC\_TIMER is used for a port initiating an entry request to a low power link state. The PM\_ENTRY\_TIMER is used for a port accepting the entry request to a low power link state. Ux\_EXIT\_TIMER is used for a port to initiate the exit from U1 or U2 to a low power state.

The ECN calls to increase the maximum timeout values to accommodate for the new connectivity models with retimers and active cables beyond the standard USB-IF transmission lengths.

### Impact to Legacy Systems:

· No impact to USB 3.0 or early USB 3.2 ecosystems

### 9.3 Unacknowledged Connect and Remote Wake Test Failure (TD10.25)

If a USB3 port with a connected device is placed into Suspend and RemoteWake is set but the RemoteWake mask (C PORT CONNECTION bit) has not been cleared, the USB3 hub will automatically issue a wake up signal to the host.

In legacy systems, if a USB3 port with a connected device was placed into Suspend and RemoteWake is set without the mask bit being cleared, the USB3 hub would NOT issue a wake up signal to the host.

### Impact to Legacy Systems:

No impact – with the new implementation, a remote wake is automatically initiated if the mask bit is not set. In
older systems the remote wake may or may not have been executed.

### 10.0 OPERATIONAL CHARACTERISTICS

### 10.1 Absolute Maximum Ratings\*

+1.2 V Supply Voltage (VDD12) (Note 1)	0.5 V to +1.32 V
+3.3 V Supply Voltage (VDD33) (Note 1)	0.5 V to +4.6 V
Positive voltage on input signal pins, with respect to ground (Note 2)	+4.6 V
Negative voltage on input signal pins, with respect to ground	0.5 V
Positive voltage on XTALI/CLKIN, with respect to ground	+3.63 V
Positive voltage on USB DP/DM signal pins, with respect to ground	+6.0 V
Positive voltage on USB 3.2 Gen 1 USB3UP_xxxx and USB3DN_xxxx signal	al pins, with respect to ground 1.32 V
Storage Temperature	55°C to +150°C
Junction Temperature	+125°C
Lead Temperature Range	Refer to JEDEC Spec. J-STD-020
HBM ESD Performance	2.5 kV

**Note 1:** When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.

Note 2: This rating does not apply to the following pins: All USB DM/DP pins, XTAL1/CLKIN, and XTALO

# 10.2 Operating Conditions\*\*

+1.2 V Supply Voltage (VDD12)	+1.08 V to +1.32 V
+3.3 V Supply Voltage (VDD33)	+3.0 V to +3.6 V
Input Signal Pins Voltage (Note 2)	0.3 V to +3.6 V
XTALI/CLKIN Voltage	0.3 V to +3.6 V
USB 2.0 DP/DM Signal Pins Voltage	0.3 V to +5.5 V
USB 3.2 Gen 1 USB3UP_xxxx and USB3DN_xxxx Signal Pins Voltage	0.3 V to +1.32 V
Ambient Operating Temperature in Still Air (T <sub>A</sub> )	Note 3
+1.2 V Supply Voltage Rise Time (T <sub>RT</sub> in Figure 10-1)	400 μs
+3.3 V Supply Voltage Rise Time (T <sub>RT</sub> in Figure 10-1)	400 μs
N-4- 0- 000 t- 17000 t- 1-1000 t- 1000	


**Note 3:** 0°C to +70°C for commercial version, -40°C to +85°C for industrial version.

**Note:** Do not drive input signals without power supplied to the device.

<sup>\*</sup>Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 10.2, Operating Conditions\*\*, Section 10.5, DC Specifications, or any other applicable section of this specification is not implied.

<sup>\*\*</sup>Proper operation of the device is guaranteed only within the ranges specified in this section.

FIGURE 10-1: SUPPLY RISE TIME MODEL



**Note:** The rise time for the 3.3 V supply can be extended to 100ms max if RESET\_N is actively driven low, typically by another IC, until 1 µs after all supplies are within operating range.

# 10.3 Package Thermal Specifications

**TABLE 10-1: PACKAGE THERMAL PARAMETERS** 

Symbol	°C/W	Velocity (Meters/s)
0	19	0
$\Theta_{JA}$	16	1
W	0.1	0
$\Psi_{JT}$	0.1	1
	1.4	0
$\Theta_{\sf JC}$	1.4	1

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESDN51.

**TABLE 10-2: MAXIMUM POWER DISSIPATION** 

Parameter	Value	Units
PD(max)	1.75	W

# 10.4 Power Consumption

The values shown below represent typical power consumption as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

The following measurements were taken with VDD33 equal to 3.3V, VDD12 equal to 1.2V, at an ambient temperature of 25°C.

**Note:** A USB 3.x hub operates both the USB 3.x and USB 2.0 interfaces in parallel on it's upstream port connection. A port operating under the SS/HS condition indicates that a USB 3.x hub was connected to it.

TABLE 10-3: DEVICE POWER CONSUMPTION

	Typica	Typical (mA)		
	VDD33	VDD12	(mW)	
Reset	1.0	10.5	16	
No VBUS	4.0	8.0	23	
Global Suspend	4.0	8.0	23	
4 SS Ports + 2 HS Port	83	685	1,096	
4 SS/HS Ports/2 HS Port	123	693	1,238	

Note:

Actual power consumption will vary depending on the capabilities of the USB host, the devices connected, data type, and data bus utilization. The published data represents typical power consumption of the hub at nominal ambient temperature and supply voltage while large file transfers are active between USB host and USB Mass Storage class devices on all downstream ports.

Typical power consumption for specific use cases can be estimated using the formulas below:

$$\begin{split} I_{VDD33}(mA) &= 35 + (N_{PORTSFS})(1)^* + (N_{PORTSHS})(10) + (N_{PORTSSS})(7) \\ I_{VDD12}(mA) &= 245 + (N_{PORTSFS})(0.1)^* + (N_{PORTSHS})(2) + (N_{PORTSSS})(109) \\ P_{TOTAL}(mW) &= 409.5 + (N_{PORTSFS})(3.42)^* + (N_{PORTSHS})(35.4) + (N_{PORTSSS})(153.9) \end{split}$$

### 10.5 DC Specifications

TABLE 10-4: I/O DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Typical	Max	Units	Notes
I Type Input Buffer						
Low Input Level	$V_{IL}$			0.9	V	
High Input Level	$V_{IH}$	2.1			V	
IS Type Input Buffer						
Low Input Level	$V_{IL}$			0.9	V	
High Input Level	$V_{IH}$	1.9			V	
Schmitt Trigger Hysteresis (V <sub>IHT</sub> - V <sub>ILT</sub> )	$V_{HYS}$	9	20	40	mV	
O6 Type Output Buffer						
Low Output Level	$V_{OL}$			0.4	V	I <sub>OL</sub> = 6 mA
High Output Level	V <sub>OH</sub>	VDD33-0.4			V	I <sub>OH</sub> = -6 mA

TABLE 10-4: I/O DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Min	Typical	Max	Units	Notes
O12 Type Output Buffer						
Low Output Level	$V_{OL}$			0.4	V	I <sub>OL</sub> = 12 mA
High Output Level	$V_{OH}$	VDD33-0.4			V	I <sub>OH</sub> = -12 mA
OD12 Type Output Buffer						
Low Output Level	$V_{OL}$			0.4	V	I <sub>OL</sub> = 12 mA
ICLK Type Input Buffer (XTALI Input)						Note 4
Low Input Level	$V_{IL}$			0.50	V	
High Input Level	$V_{IH}$	0.85		VDD33	V	
IO-U Type Buffer (See Note 5)						Note 5

Note 4: XTALI can optionally be driven from a 25 MHz singled-ended clock oscillator.

Note 5: Refer to the USB 3.2 Gen 1 Specification for USB DC electrical characteristics.

# 10.6 AC Specifications

This section details the various AC timing specifications of the device.

# 10.6.1 POWER SUPPLY AND RESET\_N SEQUENCE TIMING

Figure 10-2 illustrates the recommended power supply sequencing and timing for the device. VDD33 should rise after or at the same rate as VDD12. Similarly, RESET\_N and/or VBUS\_DET should rise after or at the same rate as VDD33. VBUS\_DET and RESET\_N do not have any other timing dependencies.

FIGURE 10-2: POWER SUPPLY AND RESET\_N SEQUENCE TIMING




TABLE 10-5: POWER SUPPLY AND RESET\_N SEQUENCE TIMING

Symbol	Description	Min	Тур	Max	Units
t <sub>VDD33</sub>	VDD12 to VDD33 rise time	0			ms
t <sub>reset</sub>	VDD33 to RESET_N/VBUS_DET rise time	0			ms

### 10.6.2 POWER-ON AND CONFIGURATION STRAP TIMING

Figure 10-3 illustrates the configuration strap valid timing requirements in relation to power-on, for applications where **RESET\_N** is not used at power-on. In order for valid configuration strap values to be read at power-on, the following timing requirements must be met. The operational levels (V<sub>opp</sub>) for the external power supplies are detailed in Section 10.2, Operating Conditions\*\*.

### FIGURE 10-3: POWER-ON CONFIGURATION STRAP VALID TIMING




TABLE 10-6: POWER-ON CONFIGURATION STRAP LATCHING TIMING

Symbol	Description	Min	Тур	Max	Units
t <sub>csh</sub>	Configuration strap hold after external power supplies at opera-	1			ms
	tional levels				

Device configuration straps are also latched as a result of RESET\_N assertion. Refer to Section 10.6.3, Reset and Configuration Strap Timing for additional details.

### 10.6.3 RESET AND CONFIGURATION STRAP TIMING

Figure 10-4 illustrates the RESET\_N pin timing requirements and its relation to the configuration strap pins. Assertion of RESET\_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to Section 8.3, Resets for additional information on resets. Refer to Section 3.5, Configuration Straps and Programmable Functions for additional information on configuration straps.

### FIGURE 10-4: RESET\_N CONFIGURATION STRAP TIMING




TABLE 10-7: RESET\_N CONFIGURATION STRAP TIMING

Symbol	Description	Min	Тур	Max	Units
t <sub>rstia</sub>	RESET_N input assertion time	5			μS
t <sub>csh</sub>	Configuration strap pins hold after RESET_N deassertion	1			ms

**Note:** The clock input must be stable prior to **RESET** N deassertion.

Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 10.6.2, Power-On and Configuration Strap Timing apply.

# **USB5926C**

### 10.6.4 USB TIMING

All device USB signals confirm to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus Specification*. Please refer to the *Universal Serial Bus Revision 3.1 Specification*, available at http://www.usb.org/developers/docs.

# 10.6.5 I<sup>2</sup>C TIMING

All device  $I^2C$  signals confirm to the 100KHz Standard Mode (Sm) voltage, power, and timing characteristics/specifications as set forth in the  $I^2C$ -Bus Specification. Please refer to the  $I^2C$ -Bus Specification, available at http://www.nxp.com/documents/user manual/UM10204.pdf.

### 10.6.6 SMBUS TIMING

All device SMBus signals confirm to the voltage, power, and timing characteristics/specifications as set forth in the *System Management Bus Specification*. Please refer to the *System Management Bus Specification*, Version 1.0, available at http://smbus.org/specs.

### 10.6.7 SPI TIMING

This section specifies the SPI timing requirements for the device.

### FIGURE 10-5: SPI TIMING




TABLE 10-8: SPI TIMING (30 MHZ OPERATION)

Symbol	Description	Min	Тур	Max	Units
t <sub>fc</sub>	Clock frequency			30	MHz
t <sub>ceh</sub>	Chip enable (SPI_CE_EN) high time	100			ns
t <sub>clq</sub>	Clock to input data			13	ns
t <sub>dh</sub>	Input data hold time	0			ns
t <sub>os</sub>	Output setup time	5			ns
t <sub>oh</sub>	Output hold time	5			ns
t <sub>ov</sub>	Clock to output valid	4			ns
t <sub>cel</sub>	Chip enable (SPI_CE_EN) low to first clock	12			ns
t <sub>ceh</sub>	Last clock to chip enable (SPI_CE_EN) high	12			ns

TABLE 10-9: SPI TIMING (60 MHZ OPERATION)


Symbol	Description	Min	Тур	Max	Units
t <sub>fc</sub>	Clock frequency			60	MHz
t <sub>ceh</sub>	Chip enable (SPI_CE_EN) high time	50			ns
t <sub>clq</sub>	Clock to input data			9	ns
t <sub>dh</sub>	Input data hold time	0			ns
t <sub>os</sub>	Output setup time	5			ns
t <sub>oh</sub>	Output hold time	5			ns
t <sub>ov</sub>	Clock to output valid	4			ns
t <sub>cel</sub>	Chip enable (SPI_CE_EN) low to first clock	12			ns
t <sub>ceh</sub>	Last clock to chip enable (SPI_CE_EN) high	12			ns

# 10.7 Clock Specifications

The device can accept either a 25MHz crystal or a 25MHz single-ended clock oscillator (±50ppm) input. If the single-ended clock oscillator method is implemented, XTALO should be left unconnected and XTALI/CLKIN should be driven with a nominal 0-3.3V clock signal. The input clock duty cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). The following circuit design (Figure 10-6) and specifications (Table 10-10) are required to ensure proper operation.

FIGURE 10-6: 25MHZ CRYSTAL CIRCUIT



### 10.7.1 CRYSTAL SPECIFICATIONS

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). Refer to Table 10-10 for the recommended crystal specifications.

**TABLE 10-10: CRYSTAL SPECIFICATIONS** 

PARAMETER	SYMBOL	MIN	NOM	MAX	UNITS	NOTES
Crystal Cut			AT, typ			
Crystal Oscillation Mode	Fundamental Mode					
Crystal Calibration Mode	Parallel Resonant Mode					
Frequency	$F_{fund}$	-	25.000	-	MHz	
Frequency Tolerance @ 25°C	F <sub>tol</sub>	-	-	±50	PPM	
Frequency Stability Over Temp	F <sub>temp</sub>	-	-	±50	PPM	
Frequency Deviation Over Time	F <sub>age</sub>	-	±3 to 5	-	PPM	Note 6

# **USB5926C**

TABLE 10-10: CRYSTAL SPECIFICATIONS (CONTINUED)

PARAMETER	SYMBOL	MIN	NOM	MAX	UNITS	NOTES
Total Allowable PPM Budget		-	-	±100	PPM	Note 7
Shunt Capacitance	Co	-	7 typ	-	pF	
Load Capacitance	C <sub>L</sub>	-	20 typ	-	pF	
Drive Level	$P_{W}$	100	-	-	uW	
Equivalent Series Resistance	R <sub>1</sub>	-	-	60	Ω	
Operating Temperature Range		Note 7	-	Note 8	°C	
XTALI/CLKIN Pin Capacitance		-	3 typ	-	pF	Note 9
XTALO Pin Capacitance		-	3 typ	-	pF	Note 9

Note 6: Frequency Deviation Over Time is also referred to as Aging.

Note 7: 0 °C for commercial version, -40 °C for industrial version.

Note 8: +70 °C for commercial version, +85 °C for industrial version.

**Note 9:** This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The **XTALI/CLKIN** pin, **XTALO** pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. These two external load capacitors determine the accuracy of the 25.000 MHz frequency.

# 10.7.2 EXTERNAL REFERENCE CLOCK (CLKIN)


When using an external reference clock, the following input clock specifications are suggested:

- 25 MHz
- 50% duty cycle ±10%, ±100 ppm
- Jitter < 100 ps RMS

### 11.0 PACKAGE INFORMATION

# 11.1 Package Marking Information

100-VQFN (12x12 mm)



**Legend:** *i* Temperature range designator (Blank = commercial, *i* = industrial)

R Product revision nnn Internal code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)
YY Year code (last two digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

\* Standard device marking consists of Microchip part number, year code, week code and traceability code. For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


# **USB5926C**

# 11.2 Package Drawings

**Note:** For the most current package drawings, see the Microchip Packaging Specification at:


http://www.microchip.com/packaging.

FIGURE 11-1: 100-VQFN PACKAGE (DRAWING)



**FIGURE 11-2:** 100-VQFN PACKAGE (DIMENSIONS)

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Terminals			100	
Pitch	е	0.40 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	12.00 BSC		
Exposed Pad Length	D2	7.90	8.00	8.10
Overall Width	E	12.00 BSC		
Exposed Pad Width	E2	7.90	8.00	8.10
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.50	0.60	0.70
Terminal-to-Exposed-Pad	K		1.40 REF	
Exposed Pad Corner Chamfer	СН		0.35 REF	

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-407-KD Rev C Sheet 2 of 2

FIGURE 11-3: 100-VQFN PACKAGE (LAND PATTERN)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.40 BSC		
Center Pad Width	X2			8.10
Center Pad Length	Y2			8.10
Contact Pad Spacing	C1		11.70	
Contact Pad Spacing	C2		11.70	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.05
Contact Pad to Center Pad (X100)	G1	1.28		
Contact Pad to Contact Pad (X96)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch E			1.20	

### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2407-KD Rev C

# APPENDIX A: REVISION HISTORY

# TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00003190C (03-17-21)	Figure 11-1, Figure 11-2, Figure 11-3	Updated package drawings
DS00003190B (07-06-21)	Figure 8-1, Figure 8-2, Figure 8-3, Figure 8-4, Figure 8-5	- Updated figures
		- Updated USB 3.1 to USB 3.2 throughout the document
DS00003190A (08-16-19)		Initial Release

#### Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that
  we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously
  improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.


All Rights Reserved.


ISBN: 9781668300725

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.





### Examples:

- a) USB5926C/KD Tray, Commercial temp., 100-pin VQFN
- b) USB5926C-I/KD
- Tray, Industrial temp., 100-pin VQFN
- c) USB5926CT/KD Tape & reel, Commercial temp., 100-pin VQFN
- ) USB5926CT-I/KD
- Tape & reel, Industrial temp., 100-pin VQFN
- Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- Note 2: Devices prior to silicon revision C do not include the upgrades described in Section 9.0, Compliance Update.

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document

Technical support is available through the web site at: http://microchip.com/support



# Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** 

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423

Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252 China - Xiamen

Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Garching** Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820