

PoE PSE Manager


Introduction

Microchip's PD39208 Power over Ethernet (PoE) manager IC integrates power, analog, and state-of-the-art logic into a single 8 mm × 8 mm, 56-pin, plastic QFN package. The device, when used with the Microchip PD39210 PSE controller, is an optimized IEEE® 802.3af/at Power Sourcing Equipment (PSE) solution. The PD39208 may also be used with the Microchip PD692x0 family of PSE controllers or an Ethernet switch processor from a supported third-party vendor for 802.3af/at solutions.

Typical PoE Application

The following figure shows the typical PoE application of Microchip Generation 6 devices.

Figure 1. Typical PoE Application with Microchip Controller



Consult Microchip Designing an IEEE 802.3af/at PoE System Based on PD39208/PD39210.

PoE Manager Features

- Optimized for use with PD39210 PSE controller
- Supports any Microchip PD692x0 controller
- Drives 2-pair power ports
- Single DC voltage input
- Built-in 3.3 V and 5 V regulators
- Over-temperature protection and thermal monitoring
- Low-power dissipation
- Industrial temperature range: -40 °C to 85 °C
- MSL3, RoHS compliant

Chipset Features

- Complies with IEEE 802.3af/at
- Cascade up to 6 PoE devices for 48 logical ports
- Advance system power management
- Emergency power management supporting 16 configurable power banks
- Continuous port monitoring and status
- Supports Fast and Perpetual PoE
- Supports pre-standard PD detection
- LED stream support
- Configurable load current setting
- Field upgradable

Applications

- PoE switches/routers/midspans
- Industrial automation
- Video recorders (NVR/DVR)

Table of Contents


Introduction.....	1
Typical PoE Application.....	1
PoE Manager Features.....	2
Chipset Features.....	2
Applications.....	2
1. Functional Descriptions.....	5
1.1. Digital Block Module.....	5
1.2. PD Detection Generator.....	5
1.3. Classification Generator.....	5
1.4. Current Limiter.....	6
1.5. Main Power MOSFET.....	6
1.6. 10-Bit ADC.....	6
1.7. Power on Reset.....	6
1.8. Voltage Regulator.....	6
1.9. Oscillator.....	6
1.10. SPI Communication.....	6
2. Electrical Specifications.....	7
2.1. Absolute Maximum Ratings.....	7
2.2. Recommended Operating Conditions.....	7
2.3. Immunity.....	7
2.4. Device Electrical Specifications.....	8
2.5. Port Real-Time Protection.....	8
2.6. Port Current Monitoring.....	9
2.7. Port Voltage Monitoring.....	9
2.8. Main Voltage Monitoring.....	9
2.9. Temperature Monitoring.....	10
2.10. Digital Interface.....	10
2.11. Detection.....	10
2.12. Classification.....	11
3. Pins.....	12
3.1. Pin Diagrams.....	12
3.2. Pin Descriptions.....	13
4. Application Information.....	15
4.1. PD Detection.....	15
4.2. Legacy Detection.....	15
4.3. Classification.....	15
4.4. Port Start-Up.....	16
4.5. Over-Load Detection and Port Shut-Down.....	16
4.6. Disconnect Detection.....	16
4.7. IC Thermal Monitoring.....	16
4.8. Over-Temperature Protection.....	16
4.9. V_{MAIN} Out-of-Range Protection.....	16

4.10.	2-Pair Ports.....	16
4.11.	Port Power Limit.....	16
4.12.	Port Matrix Control.....	17
4.13.	Power Good Interrupt.....	17
4.14.	Power Sequencing.....	17
4.15.	Ground.....	17
4.16.	Voltage Regulator.....	18
4.17.	SPI Communication.....	18
4.18.	Compliance to Limited Power Source Requirements.....	20
5.	Package Information.....	21
5.1.	Package Outline Drawing.....	21
5.2.	Thermal Specifications.....	25
5.3.	Recommended PCB Layout.....	26
5.4.	Recommended Solder Reflow Information.....	30
5.5.	Tape and Reel Specification.....	31
5.6.	Reference Documents.....	32
6.	Ordering Information.....	33
7.	Revision History.....	34
	Microchip Information.....	35
	The Microchip Website.....	35
	Product Change Notification Service.....	35
	Customer Support.....	35
	Microchip Devices Code Protection Feature.....	35
	Legal Notice.....	35
	Trademarks.....	36
	Quality Management System.....	37
	Worldwide Sales and Service.....	38

1. Functional Descriptions

The following figure shows the functional blocks of the PD39208.

Figure 1-1. PSE Manager Block Diagram



1.1 Digital Block Module

The logic main control block includes digital timing mechanisms and state machines that synchronize and activate PoE functions.

- Real-Time Protection
- Start-Up Macro
- Load Signature Detection
- Classification
- Voltage and Current Monitoring
- ADC interfacing
- Direct digital signals with analog block
- SPI communication block
- Registers

1.2 PD Detection Generator

On request from the controller to the main control module, the PD detection generator generates four different voltage levels to ensure a robust AF/AT PD detection functionality.

1.3 Classification Generator

On request from the controller to the main control module, state machine applies a regulated class event and mark event voltage to ports, as required by IEEE® standards.

1.4 Current Limiter

This circuit continuously monitors the current of powered ports and limits the current to a pre-defined value set by AF/AT. When the current value exceeds this specific value, the system starts measuring the elapsed timing. If this interval is greater than a preset threshold, the port is disconnected.

1.5 Main Power MOSFET

The main power switching FET is used to control PoE current into the load.

1.6 10-Bit ADC

A 10-bit analog to digital converter (ADC) is used to convert analog signals into digital registers for the logic control module.

1.7 Power on Reset

Power on Reset (PoR) monitors the internal 3.3 V and 5 V DC levels. If this voltage drops below the specific thresholds, a reset signal is generated and the manager is reset.

1.8 Voltage Regulator

The voltage regulator generates 3.3 V and 5 V for internal circuitry.

1.9 Oscillator

The manager's clock (CLK) is an internal 8 MHz clock oscillator.

1.10 SPI Communication

The managers use SPI communication in SPI slave mode to communicate with the MCU. Each manager has an address determined by ADDR0-ADDR3 pins. Addresses 0–11 are supported. The frequency between controller and manager ICs is 1 MHz.

2. Electrical Specifications

This section describes the electrical specifications of the PD39208 device.

2.1 Absolute Maximum Ratings

PoE performance is not guaranteed when exceeding the recommended rating. Exposure to any stress in the range between the recommended rating, as listed in the following table, and the absolute maximum rating should be limited to a short time. Exceeding these ratings may impact long-term operating reliability.

Table 2-1. Absolute Maximum Ratings

Parameters	Min	Max	Units
Supply input voltage (V_{MAIN}) ^{1,2}	-0.3	72	V
PORT_NEG[0.7]pins	-0.3	$V_{MAIN} + 0.5$	V
V_{AUX5}	-0.3	6	V
V_{AUX3P3}, DV_{DD}	-0.3	4	V
Digital pins: MISO, MOSI, SCK, CS_N, ADDR[3:0], PGD[3:0], RESET_N, TRIM	-0.3	$DV_{DD} + 0.3$ and < 4.0	V
Absolute maximum junction temperature	—	150	°C
Lead soldering temperature (40 s, reflow)	—	260	°C
Storage temperature	-65	150	°C

1. Power sequence requirement: $V_{MAIN} > V_{AUX5} > V_{AUX3P3} = TRIM, DV_{DD}$.
2. EPAD is connected by copper plane on PCB to AGND. AGND is ground for IC.

Note: DRV_VAUX5 and IREF are output pins and should not apply voltage or current. DRV_VAUX5 can be left open when not used.

2.2 Recommended Operating Conditions

Table 2-2. Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Maximum junction operating temperature	—	—	—	125	°C
V_{MAIN}	Main supply voltage	Supports full IEEE 802.3af/at functionality	44	—	57	V

2.3 Immunity

Table 2-3. Immunity

Symbol	Parameter	Conditions	Min	Typ	Max	Units
ESD	ESD rating	HBM ¹	-2000	—	+2000	V
		CDM ²	-500	—	+500	V
Surge	Lightning surge ³	EN61000 4-5	-1	—	1	kV

1. ESD HBM complies with JESD22 Class 2 standard.
2. ESD CDM complies with JESD22 Class 1 standard.
3. System-level common mode 10/700 μ s according to IEC61000-4-5.

2.4 Device Electrical Specifications

If not specified under conditions, the Min and Max ratings stated in the following table apply to the entire specified operating ratings of the device. Typ values stated are either by design or by production testing at 25 °C ambient.

Table 2-4. Electrical Specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{PORT}	Port output	V _{MAIN} -V _{PORT_NEGx}	0	—	57	V
V _{TH}	POR threshold	Internal or external 3.3 V supply	—	8	—	V
I _{MAIN}	—	Main power supply current at operating mode. V _{MAIN} = 55 V	—	14	—	mA
V _{AUX5}	5 V output voltage	V _{AUX5} -AGND	4.5	5	5.5	V
V _{AUX3P3}	Internal 3.3 V output voltage	V _{AUX3P3} -AGND	3	3.3	3.6	V
I _{AUX3P3}	3.3 V output current for application use	Without external NPN	—	—	5	mA
		With external NPN transistor on V _{AUX5}	—	—	30	mA
V _{AUX3P3_IN}	3.3 V input voltage	V _{AUX3P3} -AGND	3	3.3	3.6	V
DV _{DD}	Digital 3.3 V input voltage	DV _{DD} -DGND	3	3.3	3.6	V
POR _{TP}	Power-on reset DVDD trip point	DV _{DD} -DGND	2.575	2.775	2.975	V
POR _{HYS}	Power-on reset DVDD hysteresis	POR _{TP} -DGND	0.2	0.25	0.3	V
R _{CH_ON}	Total channel resistance	R _{ds_on} + R _{sense} + R _{bonding}	—	0.34	—	Ω
PPWR	Port power accuracy	30 W	—	—	5	%

2.5 Port Real-Time Protection

Table 2-5. Port Real-Time Protection

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T _{RISE}	Turn-on rise time	From 10% to 90% of the voltage difference at the V _{PORT_NEGx} in POWER_ON state from the beginning of POWER_UP	15	—	—	μ s
I _{INRUSH}	Output current in POWER_UP state	CLOAD \leq 180 μ F ¹	400	425	450	mA
T _{INRUSH}	Inrush time	—	—	—	65	ms
I _{PORT}	Output operating current	802.3af	10	—	360	mA
		802.3at	10	—	620	mA
I _{CUT}	Overload current	802.3af	—	375	—	mA
		802.3at	—	645	—	mA
T _{CUT}	Overload time limit	—	62	64	66	ms

.....continued

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I _{LIM}	Port current limit	802.3af	400	425	450	mA
		802.3at	790	850	892	mA
T _{LIM}	Port current limit time	V _{MAIN} -V _{PORT_NEGx} <30 V	1	2	3	ms
I _{UDL}	DC disconnect under-load current	2 pairs	6	7.5	9	mA
T _{MPDO}	PD maintain power signature dropout time limit	—	322	324	326	ms
T _{MPS}	PD maintain power	802.3at	46	48	50	ms
T _{OFF}	Turn off time	From V _{MAIN} to 2.8 V	—	—	500	ms

1. Can be overridden by communication command.

2.6 Port Current Monitoring

Table 2-6. Port Current Monitoring

Symbol	Conditions	Typ	Max	Units
Resolution	Reported as 14 bits	10	—	Bits
LSB	—	122.07	—	μA
Measurement period	—	16	—	mS
Accuracy	50 mA < I _{PORT} < 150 mA	—	9	%
	150 mA < I _{PORT} < 350 mA	—	4.5	%
	350 mA < I _{PORT} < 600 mA	—	3.5	%

2.7 Port Voltage Monitoring

Table 2-7. Port Voltage Monitoring

Symbol	Conditions	Typ	Max	Units
Resolution	—	10	—	Bits
LSB	—	58.6	—	mV
Measurement period	—	3	—	ms
Accuracy	—	—	3.3	%

2.8 Main Voltage Monitoring

Table 2-8. Main Voltage Monitoring

Symbol	Conditions	Typ	Max	Units
Resolution	—	10	—	Bits
LSB	—	58.6	—	mV
Measurement period	—	3	—	ms

.....continued

Symbol	Conditions	Typ	Max	Units
Accuracy	42 V < V _{MAIN} < 50 V	—	3.0	%
	50 V < V _{MAIN} < 57 V	—	2.2	%

2.9 Temperature Monitoring

Table 2-9. Temperature Monitoring

Symbol	Conditions	Min	Typ	Max	Units
Resolution	—	—	8	—	Bits
LSB	Temperature = (DATA x 1.9384)–277	—	1.9384	—	°C
Measurement period	—	—	3	—	ms
Accuracy	—	–3	—	3	°C

2.10 Digital Interface

Table 2-10. Digital Interface

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IH}	Input logic high voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3]	2.2	—	—	V
V _{IL}	Input logic low voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3]	—	—	0.8	V
Hyst	Input logic hysteresis voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3]	0.4	0.6	0.8	V
I _{IH}	Input logic high current	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3]	–10	—	10	μA
I _{IL}	Input logic low current	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3]	–10	—	10	μA
V _{OH}	Output logic high voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3] I _{OH} = –1 mA	2.4	—	—	V
V _{OL}	Output logic low voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[0..3], ADDR[0..3] I _{OH} = 1 mA	—	—	0.4	V

2.11 Detection

Table 2-11. Detection

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{OC}	Pre-detection voltage, open-circuit voltage	V _{MAIN} –V _{PORT_NEGx} , open port	—	—	7.8	V

.....continued

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{VALID}	Detection voltage	V _{MAIN} -V _{PORT_NEGx} ; for IEEE 802.3 compliant signature resistance (R _{SIG} <33 K)	—	—	9.3	V
I _{SC}	Short circuit current	V _{MAIN} -V _{PORT_NEGx} = 0 V	—	388	408	μA
R _{SIG_LOW}	Minimum valid detection resistance	—	15	—	19	kΩ
R _{SIG_HIGH}	Maximum valid detection resistance	—	26.5	—	33	kΩ

2.12 Classification

Table 2-12. Classification


Symbol	Parameter	Conditions	Min	Typ	Max	Units	
V _{CLASS}	Class event output voltage	V _{MAIN} -V _{PORT_NEGx} ; 0 mA ≤ I _{PORT} ≤ 50 mA	15.5	18	20.5	V	
V _{MARK}	Mark event output voltage	V _{MAIN} -V _{PORT_NEGx} ; 0.1 mA ≤ I _{PORT} ≤ 5 mA	7	8.5	10	V	
I _{CLASS_LIM}	Class event current limitation	V _{MAIN} -V _{PORT_NEGx} = 0 V	51	70	100	mA	
I _{MARK_LIM}	Mark event current limitation	V _{MAIN} -V _{PORT_NEGx} = 0 V	51	70	100	mA	
		Classification current thresholds	Class 0	0	—	5	mA
		Class 1	8	—	13	mA	
		Class 2	16	—	21	mA	
		Class 3	25	—	31	mA	
		Class 4	35	—	45	mA	
		Class Error	51	—	100	mA	

3. Pins

This section provides pin diagrams and pin descriptions for the PD39208 device.

3.1 Pin Diagrams

Figure 3-1. Pin Diagram Top View



3.2 Pin Descriptions

The following table describes the functional pins of the PD39208 manager.

Table 3-1. Pin Descriptions

Pin	Designator	Type	Description
—	EPAD	—	Exposed PAD. Connect to analog ground. GND must have sufficient copper mass on bottom or top layer to ensure adequate thermal performance.
1,18,45	N.C.	N/A	Not connected. Leave floating.
2	TST	Digital input	Test pin for production use only. Connect to DGND.
3,4	VPORT_NEG0	Analog I/O	Negative port 0 output.
5,8,11, 14,16, 26,27, 29,32, 35,38	RESERVED	N/A	Reserved pin. Do not connect externally.
6,7	VPORT_NEG1	Analog I/O	Negative port 1 output.
9,10	VPORT_NEG2	Analog I/O	Negative port 2 output.
12,13	VPORT_NEG3	Analog I/O	Negative port 3 output.
15,21,28	AGND	Power	Analog ground.
17	VMAIN	Power	Main high voltage supply voltage. A low ESR 1 μ F (or higher) bypass capacitor, connected to AGND, should be placed as close as possible to this pin through low resistance traces.
19	DRV_VAUX5	Power	Driven outputs for 5 V external regulation; if internal regulation is used, connect to pin 20. If an external NPN is used to regulate the voltage, connect this pin to Base and connect 4.7 μ F capacitor between this pin and AGND.
20	VAUX5	Power	Powered by regulated 5 V. Connect 4.7 μ F or higher capacitor between this pin and AGND. If an external NPN is used to regulate the voltage, connect this pin to the emitter. The collector should be connected to V_{MAIN} .
22	VAUX3P3	Power	Powered by regulated 3.3 V. A 4.7 μ F or higher filtering capacitor should be connected between this pin and AGND. When an external 3.3 V regulator is used, connect it to this pin to supply the chip.
23	VAUX3P3_INT	Power	Connected to V_{AUX3P3} (pin 22) if internal 3.3 V regulator is used. Leave unconnected (Floating) if external 3.3 V regulator is used.

.....continued

Pin	Designator	Type	Description
24	IREF	Analog input	Reference resistor pin. Connect a 28.7 kΩ 1% resistor to AGND.
25	TRIM	Test input	Test input pin. Keep connected to V _{AUX3P3} .
30,31	VPORT_NEG4	Analog I/O	Negative port 4 output.
33,34	VPORT_NEG5	Analog I/O	Negative port 5 output.
36,37	VPORT_NEG6	Analog I/O	Negative port 6 output.
39,40	VPORT_NEG7	Analog I/O	Negative port 7 output.
41	PGD1	Digital input	Power good input from the system power supply.
42	DGND	Power	Digital ground.
43	DVDD	Power in	Regulated 3.3 V for digital circuitry. Connect voltage from pin V _{AUX3P3} or from external power supply source if used. A 1 μF or higher filtering capacitor should be connected between this pin and DGND.
44	RESET_N	Digital input	Reset input - active low (0 = reset). An external 10 kΩ pull-up resistor should be connected between this pin and DV _{DD} .
46	PGD2	Digital input	Power good input from the system power supply.
47	PGD3	Digital input	Power good input from the system power supply.
48	ADDR0	Digital input	SPI address bit 0 to set chip address.
49	ADDR1	Digital input	SPI address bit 1 to set chip address.
50	ADDR2	Digital input	SPI address bit 2 to set chip address.
51	ADDR3	Digital input	SPI address bit 3 to set chip address.
52	CS_N	Digital input	SPI bus, chip select.
53	SCK	Digital input	SPI bus, serial clock input.
54	MOSI	Digital input	SPI bus, master data out/slave in.
55	MISO	Digital output	SPI bus, master data in/slave out.
56	PGD0	Digital input	Power good input from the system power supply.

An adequate ground plane on a bottom or top layer is required for adequate thermal performance. See Designing an IEEE 802.3af/at PoE System Based on PD39208/PD39210 for additional details.

4. Application Information

This section describes the application information of the PD39208 device.

4.1 PD Detection

The PD detection feature detects a valid IEEE 802.3af or IEEE 802.3at powered device. The PD detection is done based on four different voltage levels to ensure robust detection, as shown in the [Typical IEEE 802.3at Port PoE Voltage Diagram](#).

4.2 Legacy Detection


When legacy detection is enabled, the PD detection mechanism detects and powers up the legacy and pre-standard PDs as well as IEEE 802.3af and IEEE 802.3at standard compliant PDs (Classes 0–4).

4.3 Classification

The classification process takes place immediately after PD detection is successfully completed. The goal of the classification process is to detect PD class as specified in IEEE 802.3 standards.

In IEEE 802.3af mode, the classification mechanism is based on a single voltage level (single event). In IEEE 802.3at mode, the classification mechanism is based on two voltage levels (multiple events). The following figure shows the steps required for power-up, actual implementation may vary.

Figure 4-1. Typical IEEE 802.3at Port PoE Voltage Diagram



4.4 Port Start-Up

Upon a successful detection and classification process, power is applied to the load through a controlled start-up mechanism.

During this period, inrush current is limited to ILIM for a duration of TLIM (as specified in the table [Port Real-Time Protection](#)), which allows PD load to charge and allows a steady state of power condition.

4.5 Over-Load Detection and Port Shut-Down

After power-up, the PSE manager automatically initializes its internal protection mechanisms. These mechanisms are used to monitor and disconnect power from the PD when extreme conditions occur. These conditions include over-current or short ports terminals scenarios.

4.6 Disconnect Detection

The managers support the DC disconnect function as per IEEE 802.3 standards. This mechanism continuously monitors load current and disconnects power according to IUDL, TMPDO, and TMPS parameters as specified in [Port Real-Time Protection](#).

4.7 IC Thermal Monitoring

The managers contains a thermal sensor that is sampled by the controller so that the manager die temperature is monitored at all times. To protect the PSE manager from damage, the system ports are disconnected before damage can occur.

A temperature alarm threshold can be set by the controller to send interrupt indication by the xINT_OUT pin before ports are disconnected. The temperature can be read and monitored by the host as well if required.

4.8 Over-Temperature Protection

In addition to the die thermal sensor, there are thermal sensors on each MOSFET that continuously monitors each port main MOSFETs junction temperature and shuts down the port load power when the temperature exceeds the threshold.

4.9 V_{MAIN} Out-of-Range Protection

The system automatically disconnects ports power when V_{MAIN} exceeds the pre-configured over-voltage and under-voltage thresholds.

4.10 2-Pair Ports

Operation modes include the following:

- PoE Type 1/2 class 0–4 (up to 30 W)

4.11 Port Power Limit

Port power limit (PPL) is used to configure port power limit. When a port exceeds the power limit, it gets disconnected automatically.

4.12 Port Matrix Control

Port matrix control enables layout designers to ascribe each physical port in the system to a logical port if required.


4.13 Power Good Interrupt

Interrupt from power supply directly to the manager. For systems comprising more than a single power supply, in case one power supply fails, a port shutdown mechanism is executed to maintain operation and prevent the collapse of other power supplies.

When a function is used, PGD0, PGD1, PGD2, and PGD3 should be connected to the main power supplies status indication pin. Any change of at least 1 μs on these lines triggers a pre-defined disconnection matrix. This matrix is defined by the PSE controller system power parameters. The port shutdown function reacts within 2 μs to any power good event.

4.14 Power Sequencing

Figure 4-2. Power Sequencing



For proper operation, ensure that V_{MAIN} is always the highest voltage connected to the IC.

With an external 5 V and/or 3.3 V supply:

- V_{aux5} pin voltage should never be above V_{MAIN} pin voltage.
- V_{aux3p3} pin voltage should never be above V_{aux5} pin voltage.
- The maximum 3.3 V slew rate is 100 ms.
- Td1: V_{MAIN} should be raised before or at the same time as 5 V.
- Td2: 5 V should be raised before or at the same time as 3.3 V.
- Td3: 3.3 V should be dropped before or at the same time as 5 V.
- Td4: 5 V should be dropped before or at the same time as V_{MAIN} .

For details about PD39208 5 V and 3.3 V power supply connection options, see *AN3615 Designing an IEEE[®] 802.3af/at PoE System Based on PD39210 + PD39208 Chipset*.

4.15 Ground

The digital ground and analog ground should be tied together on the board in a single point only for the entire system.

4.16 Voltage Regulator

The voltage regulator generates 3.3 V and 5 V for internal circuitry. These voltages are derived from V_{MAIN} supply. To use the internal voltage regulator connect:

- V_{AUX5} to DRV_VAUX5
- V_{AUX3P3} to VAUX3P3_INT

There are three options to reduce the managers' power dissipation by regulating voltage outside the chip.

- Use an external NPN transistor to regulate the 5 V. In this setup, the configuration of regulators pins should be as follows.
 - DRV_VAUX5 is connected to NPN BASE
 - V_{AUX5} is connected to NPN EMITTER (Connect Collector to V_{MAIN})
 - V_{AUX3P3} is connected to VAUX3P3_INT
- Supply the manager with an external 5 V voltage regulator. In this setup, regulators pins configuration should be as follows.
 - V_{AUX3P3} is connected to VAUX3P3_INT
 - DRV_VAUX5 is not connected (left open)
 - V_{AUX5} is connected to external 5 V
- Supply the manager with an external 3.3 V voltage regulator. In this setup, regulators pins configuration should be as follows.
 - V_{AUX5} is connected to DRV_VAUX5
 - VAUX3P3_INT is not connected (left open)
 - V_{AUX3P3} is connected to external 3.3 V

4.17 SPI Communication

The following table lists the SPI communication packet structure.

Table 4-1. SPI Communication—Packet Structure

Control Byte Selects Manager According to Address	R/W Bit	Internal Register Address	Number of Words (Read Access Only)	Data Written to IC (Write Access Only) Read from IC (Read Access Only)
8 bits	R(0)/W(1)	8 bits	8 bits	16 bits

4.17.1 SPI Addressing

The manager operates in the 8-bit address and 16-bit data. It responds to SPI transaction if the first SPI byte (IC address byte bits[7:1]) complies with the following.

Table 4-2. Manager SPI Addressing

3 Bits (bit 7:5)	4 Bits (bit 4:1)	1 Bit (bit 0)
000	Address Input Pin	Read/Write

4.17.2 Broadcast

A broadcast command is intended to instruct all connected manager ICs to perform a specific operation.

The broadcast command is a write command with the standard packet structure. In a broadcast read operation, the read data is not valid and the read operation has no impact.

Table 4-3. Manager Broadcast

3 Bits (bit 7:5)	4 Bits (bit 4:1)	1 Bit (bit 0)
001	0000	Write

Figure 4-3. SPI Timing Diagram




Table 4-4. SPI Timing Diagram Description

Name	Min Delay	Max Delay	Description
D1	910 ns	—	SPI clock period
D2	45%	55%	SPI duty cycle
D3	340 ns	—	SPI_CS setup to SPI clock positive edge (delay after SPI_CS active signal)
D4	340 ns	—	SPI_CS hold to SPI clock positive edge (delay before SPI_CS inactive signal)
D5	2 SPI clock cycles	—	Delay between last SCK in SPI1 frame and first SCK at adjacent SPI1 frame
D6	1 SPI clock cycle	—	Between byte 0 (IC address) and byte 1 (address)
D7	1 SPI clock cycle	—	Between byte 1 (address) and byte 2 (data)
D8	1 SPI clock cycle	—	Between byte 2 (MS data byte) and byte 3 (LS data byte)
D9	340 ns	—	MOSI setup time
D10	340 ns	—	MOSI hold time
D11	—	700 ns	MISO tri-state to valid data from clock positive edge
D12	—	700 ns	MISO valid data to tri-state from SPI_CS positive edge
D13	1 SPI clock cycle	—	SPI_CS width (Delay SPI1 frame to adjacent SPI1 frame)
D14	—	60 ns	Filtered glitch width
D15	—	D3 + D11 + 24 SPI clock cycles	MISO tri-state from SPI_CS negative edge to valid data
D16	200 ns	—	MISO setup to SCK positive edge
D17	200 ns	—	MISO hold to SCK positive edge

4.18 Compliance to Limited Power Source Requirements

Microchip PD39208 PoE manager is a UL 2367 (category QVRQ2) recognized component that fulfills Limited Power Source (LPS) requirements of the latest editions of IEC/UL/EN62368-1. In other words, the PD39208 is an IC current limiter that is used for current limiting the output of the power source in accordance with the requirements of an LPS.

Per IEC 62368-1 Ed.2, if the system power supply exceeds 250 VA, the PD39208 will be shorted during compliance testing, hence, an external current limiter or per-port fuse is required. If the total system power is less than 250 VA, the PD39208 is not shorted during compliance testing, and LPS requirements are met by virtue of the PD39208 being an IC current limiter.

Per IEC 62368-1 Ed.3, IC current limiters used for current limiting in power sources are not shorted during compliance testing from input to output if they comply with all the following:

- The IC current limiters limit the current to manufacturer's defined value which must be less than 5A under normal operating conditions with any specified drift accounted for.
- The IC current limiters are entirely electronic and have no means of manual operation or reset.
- The IC current limiters output current is limited to 5A or less (specified maximum load).

This implies to meet IEC 62368-1 Ed.3 with the PD39208, per-port fuses are not required.

IEC 62368-1 Ed.2 is currently fully enforced. IEC 62368-1 Ed.3 becomes enforced in January 2023. However, enforcement in January 2023 is not 100% accepted across all countries. Please consult country compliance bodies for the latest information as to which countries are enforcing Ed.2 or Ed.3.

To summarize,

- If a system is intended to meet IEC 62368-1 Ed.2, a per-port fuse is required if the total system power exceeds 250 VA.
- If a system is intended to meet IEC 62368-1 Ed.2, a per-port fuse is not required if the total system power is less than 250 VA.
- If a system is intended to meet IEC 62368-1 Ed.3, a per port fuse is not required.

For additional details, request Microchip AN3527 Compliance to Limited Power Source Requirements.

These statements are Microchip's good faith interpretation of the IEC 62368-1 standard. Please consult IEC or equivalent agency and the IEC 62368-1 Ed.2/Ed.3 standards for official positions with respect to this topic.

5. Package Information


This section describes the package of the PD39208 device.

5.1 Package Outline Drawing

The following figures show the package drawing of the PD39208 device.

**56-Lead Very Thin Quad Flat, No Lead Package (5HC) - 8x8x1.0 mm Body [VQFN]
 Microsemi Legacy Package**


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-25447 Rev A Sheet 1 of 2

**56-Lead Very Thin Quad Flat, No Lead Package (5HC) - 8x8x1.0 mm Body [VQFN]
Microsemi Legacy Package**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	56		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.50	6.65	6.75
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.50	6.65	6.75
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.20	–	–

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

**56-Lead Very Thin Quad Flat, No Lead Package (5HC) - 8x8x1.0 mm Body [VQFN]
Microsemi Legacy Package**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Contact Pitch	E		0.50		
Center Pad Width	X2				6.55
Center Pad Length	Y2				6.55
Contact Pad Spacing	C1		7.754		
Contact Pad Spacing	C2		7.754		
Contact Pad Width (Xnn)	X1				0.30
Contact Pad Length (Xnn)	Y1				0.754
Contact Pad to Center Pad (Xnn)	G1	0.23			
Contact Pad to Contact Pad (Xnn)	G2	0.20			
Thermal Via Diameter	V		0.33		
Thermal Via Pitch	EV		0.9652		

- Notes:
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-27447 Rev A

5.2 Thermal Specifications

The following tables list the thermal specifications the PD39208 device.

Table 5-1. Thermal Specifications

Thermal Resistance	Typ	Units	Notes
θ_{JA}	19.0	°C/W	Junction-to-ambient thermal resistance.
Ψ_{JT}	0.05	°C/W	Junction-to-top thermal characterization parameter. A thermal metric derived from the difference in junction temperature (TJ) and package top temperature (TT) divided by total heating power (PH).
$\theta_{JC(top)}$	4.9	°C/W	Junction-to-case thermal resistance with heat flow through package top.
θ_{JB}	15.2	°C/W	Junction-to-board thermal resistance.

Note: All parameters are as per JEDEC JESD-51.

5.3 Recommended PCB Layout

The following figures show the recommended PCB layout for a PD39208 56-pin QFN 8 mm × 8 mm package. Units are in mm (mils).

Figure 5-1. Top-Copper Layer




Figure 5-2. Top-Solder Paste Layer




Figure 5-3. Solder Mask




Figure 5-4. BOT and Internal Layers Copper Plane





Figure 5-5. Top-Layer Pin Geometry



Note: The contract manufacturer has latitude to modify the solder paste stencil for manufacturability reasons. The solder paste stencil covers 65% to 80% of the thermal pad and should not allow solder to be applied to the thermal vias under the QFN package using any method they deem appropriate. Any design should be subject to system validation and qualification prior to commitment to mass production of field deployment. Use a 5 mil stencil.

5.4 Recommended Solder Reflow Information

RoHS 6/6

Pb-free 100% Matte Tin Finish

Package Peak Temperature for Solder Reflow (40 s maximum exposure)—260 °C (0 °C, -5 °C)

Table 5-2. Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (TS _{max} to Tp)	3 °C/second max	3 °C/second max
Preheat		
Temperature min (TS _{min})	100 °C	150 °C
Temperature max (TS _{max})	150 °C	200 °C
Time (ts _{min} to ts _{max})	60 s to 120 s	60 s to 180 s
Time Maintained		
Temperature (T _L)	183 °C	217 °C
Time (t _L)	60 s to 150 s	60 s to 150 s
Peak classification temperature (TP)	210 °C to 235 °C	240 °C to 255 °C
Time within 5 °C of actual peak temperature (tp)	10 s to 30 s	20 s to 40 s
Ramp-down rate	6 °C/second max	6 °C/second max
Time 25 °C to peak temperature	6 minutes max	8 minutes max

Figure 5-6. Classification Reflow Profiles




Table 5-3. Pb-Free Process—Package Classification Reflow Temperatures

Package Thickness	Volume <350 mm ³	Volume 350–2000 mm ³	Volume >2000 mm ³
Less than 1.6 mm ¹	260 + 0 °C	260 + 0 °C	260 + 0 °C
1.6 mm to 2.5 mm ¹	260 + 0 °C	250 + 0 °C	245 + 0 °C

.....continued

Package Thickness	Volume <350 mm ³	Volume 350–2000 mm ³	Volume >2000 mm ³
Greater than or equal to 2.5 mm ¹	250 + 0 °C	245 + 0 °C	245 + 0 °C

1. Tolerance: The device manufacturer or supplier should assure process compatibility up to and including the stated classification temperature, meaning that the peak reflow temperature is 0 °C. For example, 260 °C to 0 °C, at the rated MSL value.

Note: Exceeding the ratings that are mentioned in the preceding table might cause damage to the device.

5.5 Tape and Reel Specification

This section provides the tape and reel specifications.

Figure 5-7. Tape and Reel Pin-1 Orientation




Figure 5-8. Tape Specifications




Table 5-4. Tape Mechanical Data

Dimension	Value (mm)
A0	8.35 ±0.10
B0	8.35 ±0.10
K0	1.40 ±0.10
K1	N/A
Pitch	12.00 ±0.10

.....continued	
Dimension	Value (mm)
Width	16.00 ±0.30

Figure 5-9. Reel Specifications




Table 5-5. Reel Mechanical Data

Dimensions	Value (mm)	Value (inch)
Tape size	16.00 ±0.3	0.630 ±0.012
A max.	330	13
B max.	1.5	0.059
C	13.0 ±0.20	0.512 ±0.008
D min.	20.2	0.795
N min.	50	1.968
G	16.4+2.0/-0.0	0.724 to 0.645
T max.	29	1.142

Base quantity: 2000 pieces

5.6 Reference Documents

- *PD39210 Serial Communication Protocol User Guide*
- *Microchip AN3361 Designing an IEEE 802.3af/802.3at/802.3bt-Compliant PD69208 48-Port PoE System*
- *Microchip Designing an IEEE 802.3af/802.3at-Compliant PD39208 48-Port PoE System*
- *AN3378 Surge Protection Application Note 8-Port PSE PoE Manager PD69208T4/M/4T4*
- *PD692x0+PD69208M/208T4/204T4 Implementing Perpetual PoE (PPoE) and Fast PoE*
- *PD69210 and PD69220 PoE PSE Controller Datasheet*
- *PD69200 PoE PSE Controller Datasheet*
- *PD39210 PoE PSE Controller Data Sheet*

6. Ordering Information

The following table lists the part ordering information for the manager ICs.

Table 6-1. Ordering Information

Part Number	Package	Packaging Type	Temperature	Part Marking
PD39208ILQ-TR-LE	Plastic QFN 8 mm × 8 mm (56 lead)	Tape and Reel	–40 °C to 85 °C	Microchip Logo PD39208 XXe4 ¹ YYWWNNN ²

1. X = Random character; X = Random character; and e4= second-level interconnect.
2. YY= Year; WW= Week; and NNN= Trace code.

Note: The package meets RoHS, Pb-free of the European Council to minimize the environmental impact of electrical equipment.

7. Revision History

Revision	Date	Description	
C	06/2022	<ul style="list-style-type: none">• Updated part marking “L E” to “XX”.• Added section Compliance to Limited Power Source Requirements.• Rebranded to Microchip PODs in section Package Outline Drawing.	
B	11/2020	Power Sequencing	<ul style="list-style-type: none">• Updated text.
		Ordering Information	<ul style="list-style-type: none">• Updated "5 mm x 5 mm" to "8 mm x 8 mm".
A	07/2020		This is the initial issue of this document.

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0474-7

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Tel: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Druen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>