

## LVPECL AND LVDS REPEATER/TRANSLATOR WITH ENABLE

### **FEATURES**

- Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
- Signaling Rates to 4 Gbps or Clock Rates to 2 GHz
  - 120-ps Output Transition Times
  - Less than 45 ps Total Jitter
  - Less than 630 ps Propagation Delay Times

- 2.5-V or 3.3-V Supply Operation
- 2-mm x 2-mm Small-Outline No-Lead Package

#### **APPLICATIONS**

- PECL-to-LVDS Translation
- Data or Clock Signal Amplification

#### DESCRIPTION


The SN65LVDS20 and SN65LVP20 are a high-speed differential receiver and driver connected as a repeater. The receiver accepts low-voltage positive-emitter-coupled logic (PECL) at signaling rates up to 4 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.

The outputs of the SN65LVDS20 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDP20 are compatible with low-voltage PECL levels. A low-level input to  $\overline{\text{EN}}$  enables the outputs. A high-level input puts the output into a high-impedance state. Both outputs are designed to drive differential transmission lines with nominally  $100-\Omega$  characteristic impedance.

Both devices provide a voltage reference ( $V_{BB}$ ) of typically 1.35 V below  $V_{CC}$  for use in receiving single-ended PECL input signals. When not used,  $V_{BB}$  should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.

#### **FUNCTION DIAGRAM**






Figure 1. SN65LVDS20 Output Eye Pattern With 4-Gbps PRBS Input



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE OPTIONS(1)**

INPUT	OUTPUT	PART NUMBER	PART MARKING
Differential	LVDS	SN65LVDS20	E8
Differential	LVPECL	SN65LVP20	E7

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.5 V to 4 V
V <sub>I</sub>	Input voltage	-0.5 V to V <sub>CC</sub> + 0.5 V
Vo	Output voltage	-0.5 V to V <sub>CC</sub> + 0.5 V
Io	V <sub>BB</sub> output current	±0.5 mA
	HBM electrostatic discharge (3)	±3 kV
	CDM electrostatic discharge (4)	±1500 V
	Continuous power dissipation	See Power Dissipation Ratings Table

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> < 25°C	OPERATING FACTOR	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
DRF	403 mW	4.0 mW/°C	161 mW

### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	2.375	2.5 or 3.3	3.6	V
V <sub>IC</sub>	Common-mode input voltage (V <sub>IA</sub> + V <sub>IB</sub> )/2	1.2		V <sub>CC</sub> - (V <sub>ID</sub> /2)	V
V <sub>ID</sub>	Differential input voltage magnitude, $ V_{IA} - V_{IB} $	0.08		1	V
$V_{IH}$	High-level input voltage, EN	2		V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage, EN	0		0.8	V
Io	Output current to V <sub>BB</sub>	-400 <sup>(1)</sup>		400	μA
R <sub>L</sub>	Differential load resistance	90		132	Ω
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

<sup>(1)</sup> The algebraic convention, where the least positive (more negative) value is designated minimum, is used in this data sheet.

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground (see Figure 2).

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A-7

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101



### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
		$R_L = 100 \Omega$ , $\overline{EN}$ at 0 V, Other inputs open		35	45		
I <sub>CC</sub>	Supply current	Outputs unloaded, EN at 0 V, Other inputs open		19	24	mA	
	Device power dissipation, SN65LVDS20	$R_L$ = 100 $\Omega$ , $\overline{EN}$ at 0 V, 2-GHz 50%-duty-cycle square-wave input		116	160		
P <sub>D</sub>	Device power dissipation, SN65LVP20	$50~\Omega$ from Y and Z to $V_{CC}$ - 2 V, $\overline{EN}$ at 0 V, 2-GHz 50%-duty-cycle square-wave input		63	86	mW	
$V_{BB}$	Reference voltage	$I_{BB} = \pm 400 \mu A$	V <sub>CC</sub> - 1.44	V <sub>CC</sub> - 1.35	V <sub>CC</sub> - 1.25	V	
I <sub>IH</sub>	High-level input current, EN	V <sub>I</sub> = 2 V	-20		20		
I <sub>IAH</sub> or I <sub>IBH</sub>	High-level input current, A or B	$V_I = V_{CC}$	-20		20		
I <sub>IL</sub>	Low-level input current, EN	V <sub>I</sub> = 0.8 V	-20		20	μA	
I <sub>IAL</sub> or I <sub>IBL</sub>	Low-level input current, A or B	V <sub>I</sub> = GND	-20		20		
SN65LVDS2	0 OUTPUT CHARACTERISTICS (see	Figure 2)			,		
V <sub>OD</sub>	Differential output voltage magnitude, $ V_{OY} - V_{OZ} $		247	340	454	mV	
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 2			50	mv	
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage (see Figure 3)		1.125		1.375	V	
$\Delta V_{OC(SS)}$	Change in steady-state com- mon-mode output voltage between logic states	See Figure 3	-50		50	mV	
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	100		
I <sub>OYZ</sub> or I <sub>OZZ</sub>	High-impedance output current	$\overline{\text{EN}}$ at $V_{\text{CC}}$ , $V_{\text{O}} = 0 \text{ V or } V_{\text{CC}}$	-1		1	μA	
I <sub>OYS</sub> or I <sub>OZS</sub>	Short-circuit output current	$\overline{\text{EN}}$ at 0 V, $V_{\text{OY}}$ or $V_{\text{OZ}} = 0 \text{ V}$	-62		62		
I <sub>OS(D)</sub>	Differential short-circuit output current,  I <sub>OY</sub> - I <sub>OZ</sub>	$\overline{\text{EN}}$ at 0 V, V <sub>OY</sub> = V <sub>OZ</sub>	-12		12	mA	
SN65LVP20	OUTPUT CHARACTERISTICS (see Fi	gure 2)					
V <sub>OYH</sub> or V <sub>OZH</sub>	High-level output voltage	3.3 V; 50 Ω from Y and Z	V <sub>CC</sub> - 1.05		V <sub>CC</sub> - 0.82		
V <sub>OYL</sub> or V <sub>OZL</sub>	Low-level output voltage	to V <sub>CC</sub> - 2 V	V <sub>CC</sub> - 1.83		V <sub>CC</sub> - 1.57		
V <sub>OYL</sub> or V <sub>OZL</sub>	Low-level output voltage	2.5 V; 50 $\Omega$ from Y and Z to V <sub>CC</sub> - 2 V	V <sub>CC</sub> - 1.88		V <sub>CC</sub> - 1.57	V	
V <sub>OD</sub>	Differential output voltage magnitude, $ V_{OH} - V_{OL} $		0.6	0.8	1		
I <sub>OYZ</sub> or I <sub>OZZ</sub>	High-impedance output current	$\overline{\text{EN}}$ at $V_{\text{CC}}$ , $V_{\text{O}} = 0 \text{ V or } V_{\text{CC}}$	-1		1	μA	

<sup>(1)</sup> Typical values are at room temperature and with a  $\rm V_{\rm CC}$  of 3.3 V.




### **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Differential propagation delay time, low-to-high-level output		300	450	630	
t <sub>PHL</sub>	Differential propagation delay time, high-level-to-low-level output	See Figure 2 and Figure 4	300	450	630	ps
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PLH</sub> - t <sub>PHL</sub>				20	
	Don't to nort alcour (2)	V <sub>CC</sub> = 3.3 V			80	20
t <sub>SK(PP)</sub>	Part-to-part skew (2)	V <sub>CC</sub> = 2.5 V			130	ps
	200/ to 200/ differential signal rise time	LVDS, See Figure 2 and Figure 4		85	115	
t <sub>r</sub>	20%-to-80% differential signal rise time	LVPECL, See Figure 2 and Figure 4		92	120	ps
	000/ 1- 000/ 3///	LVDS, See Figure 2 and Figure 4		85	115	
t <sub>f</sub>	20%-to-80% differential signal fall time	LVPECL, See Figure 2 and Figure 4		92	120	ps
t <sub>jit(per)</sub>	RMS period jitter <sup>(3)</sup>	2-GHz 50%-duty-cycle square-wave input,		2	3	
t <sub>jit(cc)</sub>	Peak cycle-to-cycle jitter (4)	See Figure 5		13	16	ps
t <sub>jit(p-p)</sub>	Peak-to-peak jitter	LVDS; 4 Gbps PRBS, 2 <sup>23</sup> - 1 run length, See Figure 5		37	45	ps
	Later and the State of State o	155.52 MHz		0.62		
t <sub>jit(ph)</sub>	Intrinsic phase jitter	622.08 MHz		0.14		ps
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output				30	
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output	Can Figure 0 and Figure 0			30	
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	See Figure 2 and Figure 6			30	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output				30	

- (1) Typical values are at room temperature and with a  $V_{CC}$  of 3.3 V.
- (2) Part-to-part skew is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 100,000 cycles.
- (4) Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles, over a random sample of 1,000 adjacent cycle pairs.

### PARAMETER MEASUREMENT INFORMATION



- (1) C<sub>L</sub> is the instrumentation and test fixture capacitance.
- (2) S1 is open for the SN65LVDS20 and closed for the SN65LVP20.

Figure 2. Output Voltage Test Circuit and Voltage and Current Definitions



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 3. V<sub>OC</sub> Definitions




Figure 4. Propagation Delay and Transition Time Test Waveforms




Figure 5. Jitter Measurement Setup



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6. Enable and Disable Time Test Waveforms

### **DEVICE INFORMATION**


### **FUNCTION TABLE**(1)


Α	В	EN	Y	Z
Н	Н	L	?	?
L	Н	H L		Н
Н	L	L	Н	L
L	L	L	?	?
Χ	Χ	Н	Z	Z
Open	Open	L	?	?
Х	Х	Open	?	?

(1) H = high, L = low, Z = high impedance, ? = indeterminate



### **TOP VIEW**





**BOTTOM VIEW** 

### Package Pin Assignments - Numerical Listing

PIN	SIGNAL	PIN	SIGNAL
1	NC	6	Z
2	Α	7	Υ
3	В	8	$V_{CC}$
4	$V_{BB}$	9	GND
5	EN		

## Package Pin Assignments - Alphabetical Listing

SIGNAL	PIN	SIGNAL	PIN
Α	2	$V_{BB}$	4
В	В 3		8
EN	5	Y	7
GND	9	Z	6
NC	1		



### **TYPICAL CHARACTERISTICS**




Figure 7.




Figure 9.




Figure 11.




Figure 8.




Figure 10.




Figure 12.



## **TYPICAL CHARACTERISTICS (continued)**




Figure 13.





Figure 15.



Scale = 75 mV/div

Figure 17. LVDS20 4-Gbps, 2<sup>23</sup> - 1 PRBS




Figure 14.





Figure 16.



Scale = 175 mV/div

Scale = 50 ps/div

Figure 18. LVP20 4-Gbps, 223 - 1 PRBS



## **TYPICAL CHARACTERISTICS (continued)**

# 





### 


Figure 20. Frequency Offset From 622.08 MHz Carrier



### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**







www.ti.com 13-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS20DRFR	ACTIVE	WSON	DRF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	E8	Samples
SN65LVDS20DRFRG4	ACTIVE	WSON	DRF	8	3000	TBD	Call TI	Call TI	-40 to 85		Samples
SN65LVDS20DRFT	ACTIVE	WSON	DRF	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	E8	Samples
SN65LVDS20DRFTG4	ACTIVE	WSON	DRF	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	E8	Samples
SN65LVP20DRFR	ACTIVE	WSON	DRF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	E7	Samples
SN65LVP20DRFT	ACTIVE	WSON	DRF	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	E7	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Jul-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Dec-2009

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS20DRFR	WSON	DRF	8	3000	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVDS20DRFT	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVP20DRFR	WSON	DRF	8	3000	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2
SN65LVP20DRFT	WSON	DRF	8	250	330.0	8.8	2.3	2.3	1.0	4.0	8.0	Q2

www.ti.com 8-Dec-2009




\*All dimensions are nominal

A MI GITTOTO GITO TOTALING.							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS20DRFR	WSON	DRF	8	3000	337.0	343.0	29.0
SN65LVDS20DRFT	WSON	DRF	8	250	337.0	343.0	29.0
SN65LVP20DRFR	WSON	DRF	8	3000	337.0	343.0	29.0
SN65LVP20DRFT	WSON	DRF	8	250	337.0	343.0	29.0

# DRF (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Ç. Quad Flatpack, No-Leads (QFN) package configuration.
- The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-229.



## DRF (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206840/H 12/14

NOTE: A. All linear dimensions are in millimeters



# DRF (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated