

CY7C1643KV18/CY7C1645KV18

144-Mbit QDR[®] II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)

Features

- Separate independent read and write data ports
 Supports concurrent transactions
- 450-MHz clock for high bandwidth
- Four-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz
- Available in 2.0-clock cycle latency
- Two input clocks (K and K) for precise DDR timing
 □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Single multiplexed address input bus latches address inputs for read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- Quad <u>data ra</u>te (QDR[®]) II+ operates with 2.0-cycle read latency when DOFF is asserted high
- Operates similar to QDR I device with one cycle read latency when DOFF is asserted low
- Available in × 18, and × 36 configurations
- Full data coherency, providing most current data
- Core V_{DD} = 1.8 V ± 0.1 V; I/O V_{DDQ} = 1.4 V to V_{DD}^[1]
 □ Supports both 1.5-V and 1.8-V I/O supply
- High-speed transceiver logic (HSTL) Inputs and variable drive HSTL output buffers
- Available in 165-ball fine pitch ball grid array (FBGA) package (15 × 17 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages

- JTAG 1149.1 compatible test access port
- Phase locked loop (PLL) for accurate data placement

Configurations

With Read Cycle Latency of 2.0 cycles:

CY7C1643KV18 – 8 M × 18 CY7C1645KV18 – 4 M × 36

Functional Description

The CY7C1643KV18, and CY7C1645KV18 are 1.8-V synchronous pipelined SRAMs, equipped with QDR II+ architecture. Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to "turnaround" the data bus that exists with common I/O devices. Each port is accessed through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II+ read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with four 18-bit words (CY7C1643KV18), or 36-bit words (CY7C1645KV18) that burst sequentially into or out of the device. Because data is transferred into and out of the device on every rising edge of both input clocks (K and K), memory bandwidth is maximized while simplifying system design by eliminating bus "turnarounds".

Depth expansion is accomplished with port selects, which enables each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the K or K input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

For a complete list of related documentation, click here.


Selection Guide

Description	450 MHz	400 MHz	Unit	
Maximum operating frequency		450	400	MHz
Maximum operating current	× 18	940	860	mA
	× 36	1290	1170	

Note


1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support V_{DDQ} = 1.4 V to V_{DD} .

٠






Logic Block Diagram – CY7C1643KV18



Logic Block Diagram – CY7C1645KV18






CY7C1643KV18/CY7C1645KV18

Contents

Pin Configurations	4
Pin Definitions	
Functional Overview	6
Read Operations	6
Write Operations	6
Byte Write Operations	
Concurrent Transactions	7
Depth Expansion	7
Programmable Impedance	
Echo Clocks	
Valid Data Indicator (QVLD)	7
PLL	
Application Example	8
Truth Table	
Write Cycle Descriptions	10
Write Cycle Descriptions	11
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG)	11 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature	11 12 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port	11 12 12 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset	11 12 12 12 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers	11
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set	11 12 12 12 12 12 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set	11 12 12 12 12 12 12 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Controller Block Diagram	11 12 12 12 12 12 12 14 15
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Electrical Characteristics	11 12 12 12 12 12 12 12 12 12 12
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Electrical Characteristics TAP AC Switching Characteristics	11 12 12 12 12 12 12 12 12 12 12 14 15 15 16
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions	11 12 12 12 12 12 12 12 12 12 12 14 15 15 16 17
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions Identification Register Definitions	11 12 12 12 12 12 12 12 12 12 12 12 14 15 15 16 17 18
Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan (JTAG) Disabling the JTAG Feature Test Access Port Performing a TAP Reset TAP Registers TAP Instruction Set TAP Controller State Diagram TAP Electrical Characteristics TAP AC Switching Characteristics TAP Timing and Test Conditions	11 12 12 12 12 12 12 12 12 12 14 15 15 16 16 18 18

Boundary Scan Order	19
Power Up Sequence in QDR II+ SRAM	20
Power Up Sequence	
PLL Constraints	20
Maximum Ratings	21
Operating Range	21
Neutron Soft Error Immunity	21
Electrical Characteristics	21
DC Electrical Characteristics	21
AC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	23
Switching Characteristics	
Switching Waveforms	
Read/Write/Deselect Sequence	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	31





Pin Configurations

The pin configuration for CY7C1643KV18, and CY7C1645KV18 follow. ^[2]

	CY7C1643KV18 (8 M × 18)											
	1	2	3	4	5	6	7	8	9	10	11	
Α	CQ	А	А	WPS	BWS ₁	ĸ	NC/288M	RPS	А	А	CQ	
В	NC	Q9	D9	А	NC	К	BWS ₀	А	NC	NC	Q8	
С	NC	NC	D10	V _{SS}	A	NC	А	V_{SS}	NC	Q7	D8	
D	NC	D11	Q10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V_{SS}	NC	NC	D7	
E	NC	NC	Q11	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	D6	Q6	
F	NC	Q12	D12	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	NC	Q5	
G	NC	D13	Q13	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	NC	D5	
н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ	
J	NC	NC	D14	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	Q4	D4	
К	NC	NC	Q14	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	NC	D3	Q3	
L	NC	Q15	D15	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	Q2	
М	NC	NC	D16	V _{SS}	V _{SS}	V_{SS}	V _{SS}	V_{SS}	NC	Q1	D2	
Ν	NC	D17	Q16	V _{SS}	А	А	А	V_{SS}	NC	NC	D1	
Р	NC	NC	Q17	A	A	QVLD	A	А	NC	D0	Q0	
R	TDO	ТСК	А	А	А	NC	А	А	А	TMS	TDI	

Figure 1. 165-ball FBGA (15 × 17 × 1.4 mm) pinout

CY7C1645KV18 (4 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	А	WPS	BWS ₂	ĸ	BWS ₁	RPS	А	A	CQ
В	Q27	Q18	D18	А	BWS ₃	К	BWS ₀	Α	D17	Q17	Q8
С	D27	Q28	D19	V _{SS}	А	NC	А	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	Q16	D15	D7
E	Q29	D29	Q20	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q13	D13	D5
Н	DOFF	V _{REF}	V_{DDQ}	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V _{DD}	V_{SS}	V _{DD}	V_{DDQ}	D12	Q4	D4
к	Q32	D32	Q23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	D11	Q11	Q2
м	D33	Q34	D25	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	D10	Q1	D2
N	D34	D26	Q25	V _{SS}	А	А	А	V _{SS}	Q10	D9	D1
Р	Q35	D35	Q26	А	A	QVLD	A	А	Q9	D0	Q0
R	TDO	ТСК	А	А	А	NC	А	А	А	TMS	TDI

Note
2. NC/288M is not connected to the die and can be tied to any voltage level.



Pin Definitions

Pin Name	I/O	Pin Description
D _[x:0]	Input- Synchronous	Data input signals. Sampled on the rising edge of K and \overline{K} clocks when valid write operations are active. CY7C1643KV18 – D _[17:0] CY7C1645KV18 – D _[35:0]
WPS	Input- Synchronous	Write port select – Active low. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$.
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	Byte write select (BWS) 0, 1, 2, and 3 – Active low. Sampled on the rising edge of the K and \overline{K} clocks when write operations are active. Used to select which byte is written into the device during the current portion of the write <u>operations</u> . Bytes not written remain unaltered. CY7C1643KV18 – <u>BWS</u> ₀ controls D _[8:0] and <u>BWS</u> ₁ controls D _[17:9] . <u>CY7C1645KV18 – BWS</u> ₀ controls D _[8:0] , BWS ₁ controls D _[17:9] . <u>BWS</u> ₂ controls D _[26:18] and BWS ₃ controls D _[35:27] . All the byte write selects are sampled on the same edge as the data. Deselecting a BWS ignores the corresponding byte of data and it is not written into the device.
A	Input- Synchronous	Address inputs . Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 8 M × 18 (4 arrays each of 2 M × 18) for CY7C1643KV18 and 4 M × 36 (4 arrays each of 1 M × 36) for CY7C1645KV18. Therefore, only 21 address inputs are needed to access the entire memory array of CY7C1643KV18 and 20 address inputs for CY7C1645KV18. These inputs are ignored when the appropriate port is deselected.
Q _[x:0]	Outputs- Synchronous	Data output signals . These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of the K and K clocks during read operations. On deselecting the read port, $Q_{[x:0]}$ are automatically tri-stated. CY7C1643KV18 - $Q_{[17:0]}$ CY7C1645KV18 - $Q_{[35:0]}$
RPS	Input- Synchronous	Read port select – Active low . Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tri-stated following the next rising edge of the K clock. Each read access consists of a burst of four sequential transfers.
QVLD	Valid output indicator	Valid output indicator . The Q Valid indicates valid output data. QVLD is edge aligned with CQ and \overline{CQ} .
К	Input Clock	Positive input clock input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$. All accesses are initiated on the rising edge of K.
K	Input Clock	Negative input clock input . \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$.
CQ	Echo Clock	Synchronous echo clock outputs . This is a free running clock and is synchronized to the input clock (K) of the QDR II+. The timings for the echo clocks are shown in the Switching Characteristics on page 24.
CQ	Echo Clock	Synchronous echo clock outputs . This is a free running clock and is synchronized to the input clock (K) of the QDR II+. The timings for the echo clocks are shown in the Switching Characteristics on page 24.
ZQ	Input	Output impedance matching input . This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	PLL turn off – Active low . Connecting this pin to ground turns off the PLL inside the device. The timings in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 k Ω or less pull up resistor. The device behaves in QDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.
TDO	Output	Test data-out (TDO) pin for JTAG
ТСК	Input	Test clock (TCK) pin for JTAG.



Pin Definitions (continued)

Pin Name	I/O	Pin Description
TDI	Input	Test data-in (TDI) pin for JTAG
TMS	Input	Test mode select (TMS) pin for JTAG
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V _{REF}	Input- Reference	Reference voltage input . Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the device.
V _{DDQ}	Power Supply	Power supply inputs for the outputs of the device.

Functional Overview

The CY7C1643KV18, CY7C1645KV18 are synchronous pipelined Burst SRAMs equipped with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II+ completely eliminates the need to "turn-around" the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of four 18-bit data transfers in the case of CY7C1643KV18, and four 36-bit data transfers in the case of CY7C1645KV18, in two clock cycles.

<u>These</u> devices operate with <u>a read</u> latency of two cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V_{SS} then device behaves in QDR I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the positive input clock (K). All synchronous input and output timing are referenced from the rising edge of the input clocks (K and K).

All synchronous data inputs $(D_{[x:0]})$ pass through input registers controlled by the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ outputs pass through output registers controlled by the rising edge of the input clocks (K and K) as well.

All synchronous control (\overline{RPS} , \overline{WPS} , $\overline{BWS}_{[x:0]}$) inputs pass through input <u>registers</u> controlled by the rising edge of the input clocks (K and K).

CY7C1643KV18 is described in the following sections. The same basic descriptions apply to CY7C1645KV18.

Read Operations

The CY7C1643KV18 is organized internally as four arrays of 2 M × 18. Accesses are completed in a burst of four sequential <u>18-bit</u> data words. Read operations are initiated by asserting RPS active at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding lowest order 18-bit word of data is driven onto the $Q_{[17:0]}$ using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the $Q_{[17:0]}$. This process continues until all four 18-bit data

words have been driven out onto $Q_{[17:0]}$. The requested data is valid 0.45 ns from the rising edge of the input clock (K or K). To maintain the internal logic, each read access must be allowed to complete. Each read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second read request. Read accesses can be initiated on every other K clock rise. Doing so pipelines the data flow such that data is transferred out of the device on every rising edge of the input clocks (K and K).

When the read port is deselected, the CY7C1643KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tri-states the outputs following the next rising edge of the positive input clock (K). This enables for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting WPS active at the rising edge of the positive input clock (K). On the following K clock rise the data presented to $D_{[17:0]}$ is latch<u>ed and stored into</u> the lower 18-bit write data register, provided $BWS_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock (\overline{K}) the information presented to $D_{[17:0]}$ is also stored into the write data register, provided BWS[1:0] are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second write request. Write accesses can be initiated on every other rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When deselected, the write port ignores all inputs after the pending write operations have been completed.

Byte Write Operations

Byte write operations are supported by the CY7C1643KV18. A write operation is initiated as described in the section Write Operations on page 6. The bytes that are written are determined by BWS_0 and BWS_1 , which are sampled with each set of 18-bit



data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

Concurrent Transactions

The read and write ports on the CY7C1643KV18 operates completely independently of one another. As each port latches the address inputs on different clock edges, the user can read or write to any location, regardless of the transaction on the other port. If the ports access the same location when a read follows a write in successive clock cycles, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Read access and write access must be scheduled such that one transaction is initiated on any clock cycle. If both ports are selected on the same K clock rise, the arbitration depends on the previous state of the SRAM. If both ports are deselected, the read port takes priority. If a read was initiated on the previous cycle, the write port takes priority (as read operations can not be initiated on consecutive cycles). If a write was initiated on the previous cycle, the read port takes priority (as write operations can not be initiated on consecutive cycles). If a write was initiated on the previous cycle, the read port takes priority (as write operations can not be initiated on consecutive cycles). Therefore, asserting both port selects active from a deselected state results in alternating read or write operations being initiated, with the first access being a read.

Depth Expansion

The CY7C1643KV18 has a port select input for each port. This enables for easy depth expansion. Both port selects are sampled on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM, the allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 Ω and 350 Ω , with V_{DDQ} = 1.5 V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the QDR II+ to simplify data capture on high speed systems. Two echo clocks are generated by the QDR II+. CQ is referenced with respect to K and \overline{CQ} is referenced with respect to \overline{K} . These are free running clocks and are synchronized to the input clock of the QDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24.

Valid Data Indicator (QVLD)

QVLD is provided on the QDR II+ to simplify data capture on high speed systems. The QVLD is generated by the QDR II+ device along with data output. This signal is also edge-aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

PLL


These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 20 μ s of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20 μ s after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time).



Application Example

Figure 2 shows two QDR II+ used in an application.

Figure 2. Application Example (Width Expansion)





Truth Table

The truth table for CY7C1643KV18, and CY7C1645KV18 follows. ^[3, 4, 5, 6, 7, 8]

Operation	K	RPS	WPS	DQ	DQ	DQ	DQ
Write cycle: Load address on the rising edge of K; input write data on two consecutive K and K rising edges.	L-H	H ^[9]	L ^[10]	D(A) at K(t + 1)↑	D(A + 1) at K(t + 1)↑	D(A + 2) at K(t + 2)↑	D(A + 3) at K(t + 2)↑
Read cycle: (2.0 cycle Latency) Load address on the rising edge of K; wait two cycles; read data on two consec- utive K and K rising edges.		L ^[10]	х	Q(A) at K(t + 2)↑	Q(A + 1) at K(t + 2)↑	Q(A + 2) at K(t + 3)↑	Q(A + 3) at K̄(t + 3)↑
NOP: No operation	L–H	Н		D = X Q = High Z	D = X Q = High Z	D = X Q = High Z	D = X Q = High Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state	Previous state	Previous state

Notes

- X = "Don't Care," H = Logic HIGH, L = Logic LOW, ¹/represents rising edge.
 Device powers up deselected with the outputs in a tri-state condition.

- Device powers up deselected with the outputs in a tri-state condition.
 "A" represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A + 3 represents the address sequence in the burst.
 "t" represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the "t" clock cycle.
 Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges as well.
 It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
 If this signal was LOW to initiate the previous cycle, this signal becomes a "Don't Care" for this operation.
 This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the second read or write request.




Write Cycle Descriptions

The write cycle description table for CY7C1643KV18 follows. [11, 12]

BWS ₀	BWS ₁	к	ĸ	Comments
L	L	L–H	Ι	During the data portion of a write sequence: CY7C1643KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	Ι	L–H	During the data portion of a write sequence: CY7C1643KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	Н	L–H	-	During the data portion of a write sequence: CY7C1643KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-	L–H	During the data portion of a write sequence: CY7C1643KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
н	L	L–H	-	During the data portion of a write sequence: CY7C1643KV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
н	L	-	L–H	During the data portion of a write sequence: CY7C1643KV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	-	L–H	No data is written into the devices during this portion of a write operation.

Notes
11. X = "Don't Care," H = Logic HIGH, L = Logic LOW, Trepresents rising edge.
12. Is based on a write cycle that was initiated in accordance with the Truth Table on page 9. BWS₀, BWS₁, BWS₂, and BWS₃ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.





Write Cycle Descriptions

The write cycle description table for CY7C1645KV18 follows. [13, 14]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	К	ĸ	Comments
L	L	L	L	L–H	1	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	-	L–H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Н	H	Н	L–H	Ι	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	H	Н	-	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	H	Н	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Т	Н	-	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	Ι	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Н	-	L–H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	-	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	-	L–H	No data is written into the device during this portion of a write operation.

Notes
13. X = "Don't Care," H = Logic HIGH, L = Logic LOW, Trepresents rising edge.
14. Is based on a write cycle that was initiated in accordance with the Truth Table on page 9. BWS₀, BWS₁, BWS₂, and BWS₃ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard 1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port

Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a Logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 15. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 19 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 18.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock only operates at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit 108. When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram

The state diagram for the TAP controller follows. ^[15]





TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range

Parameter [16, 17, 18]	Description	Test Conditions	Min	Мах	Unit
V _{OH1}	Output high voltage	I/O _H = -2.0 mA	1.4	-	V
V _{OH2}	Output high voltage	I/O _H = -100 μA	1.6	-	V
V _{OL1}	Output low voltage	I/O _L = 2.0 mA	-	0.4	V
V _{OL2}	Output low voltage	I/O _L = 100 μA	-	0.2	V
V _{IH}	Input high voltage		$0.65 \times V_{DD}$	V _{DD} + 0.3	V
V _{IL}	Input low voltage		-0.3	$0.35 \times V_{DD}$	V
I _X	Input and output load current	$GND \le V_I \le V_{DD}$	-5	5	μA

Notes

- 16. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 21.
- 17. Overshoot: $V_{IH(AC)} \leq V_{DDQ} + 0.35$ V (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} \geq -0.3$ V (Pulse width less than $t_{CYC}/2$). 18. All voltage referenced to ground.



TAP AC Switching Characteristics

Over the Operating Range

Parameter ^[19, 20]	Description	Min	Мах	Unit
t _{TCYC}	TCK clock cycle time	50	-	ns
t _{TF}	TCK clock frequency	-	20	MHz
t _{TH}	TCK clock high	20	-	ns
t _{TL}	TCK clock low	20	-	ns
Setup Times	·	·		
t _{TMSS}	TMS setup to TCK clock rise	5	-	ns
t _{TDIS}	TDI setup to TCK clock rise	5	-	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times				
t _{TMSH}	TMS hold after TCK clock rise	5	-	ns
t _{TDIH}	TDI hold after clock rise	5	-	ns
t _{CH}	Capture hold after clock rise	5	-	ns
Output Times		·		
t _{TDOV}	TCK clock low to TDO valid	-	10	ns
t _{TDOX}	TCK clock low to TDO invalid	0	-	ns

Notes


19. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 20. Test conditions are specified using the load in TAP AC Test Conditions. t_R/t_F = 1 ns.



TAP Timing and Test Conditions

Figure 3 shows the TAP timing and test conditions. ^[21]







Identification Register Definitions


Instruction Field	Va	lue	Description	
	CY7C1643KV18 CY7C1645KV18		Description	
Revision number (31:29)	000	000	Version number.	
Cypress device ID (28:12)	11010010101010011	11010010101100011	Defines the type of SRAM.	
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.	
ID register presence (0)	1	1	Indicates the presence of an ID register.	

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.





Boundary Scan Order

Bit #	Bump ID						
0	6R	28	10G	56	6A	84	1J
1	6P	29	9G	57	5B	85	2J
2	6N	30	11F	58	5A	86	3K
3	7P	31	11G	59	4A	87	3J
4	7N	32	9F	60	5C	88	2K
5	7R	33	10F	61	4B	89	1K
6	8R	34	11E	62	3A	90	2L
7	8P	35	10E	63	2A	91	3L
8	9R	36	10D	64	1A	92	1M
9	11P	37	9E	65	2B	93	1L
10	10P	38	10C	66	3B	94	3N
11	10N	39	11D	67	1C	95	3M
12	9P	40	9C	68	1B	96	1N
13	10M	41	9D	69	3D	97	2M
14	11N	42	11B	70	3C	98	3P
15	9M	43	11C	71	1D	99	2N
16	9N	44	9B	72	2C	100	2P
17	11L	45	10B	73	3E	101	1P
18	11M	46	11A	74	2D	102	3R
19	9L	47	10A	75	2E	103	4R
20	10L	48	9A	76	1E	104	4P
21	11K	49	8B	77	2F	105	5P
22	10K	50	7C	78	3F	106	5N
23	9J	51	6C	79	1G	107	5R
24	9K	52	8A	80	1F	108	Internal
25	10J	53	7A	81	3G		•
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1H		



Power Up Sequence in QDR II+ SRAM

QDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

Power Up Sequence

- Apply power and drive DOFF either high or low (all other inputs can be high or low).
- □ Apply V_{DD} before V_{DDQ} . □ Apply V_{DDQ} before V_{REF} or at the same time as V_{REF} . □ Drive DOFF high.
- Provide stable DOFF (high), power and clock (K, K) for 20 μs to lock the PLL.

PLL Constraints

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t_{KC Var}
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 µs of stable clock to relock to the desired clock frequency.




Figure 4. Power Up Waveforms



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on V_{DD} relative to GND–0.5 V to +2.9 V
Supply voltage on V_{DDQ} relative to GND –0.5 V to +V_{DD}
DC applied to outputs in High Z –0.5 V to V_{DDQ} + 0.3 V
DC input voltage $^{[22]}$ 0.5 V to V_{DD} + 0.3 V
Current into outputs (low)20 mA
Static discharge voltage (MIL-STD-883, M. 3015)> 2001 V
Latch up current> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V_{DD} ^[23]	V_{DDQ} ^[23]
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to
Industrial	–40 °C to +85 °C		V _{DD}

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev

* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2,95\%$ confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics

Over the Operating Range

DC Electrical Characteristics

Over the Operating Range

Parameter ^[24]	Description	Test Conditions	Min	Тур	Max	Unit
V _{DD}	Power supply voltage		1.7	1.8	1.9	V
V _{DDQ}	I/O supply voltage		1.4	1.5	V _{DD}	V
V _{OH}	Output high voltage	Note 25	V _{DDQ} /2-0.12	-	$V_{DDQ}/2 + 0.12$	V
V _{OL}	Output low voltage	Note 26	$V_{DDQ}/2 - 0.12$	1	$V_{DDQ}/2 + 0.12$	V
V _{OH(LOW)}	Output high voltage	I _{OH} = -0.1 mA, Nominal impedance	V _{DDQ} - 0.2	-	V _{DDQ}	V
V _{OL(LOW)}	Output low voltage	I _{OL} = 0.1 mA, Nominal impedance	V _{SS}	-	0.2	V
V _{IH}	Input high voltage		V _{REF} + 0.1	-	V _{DDQ} + 0.15	V
V _{IL}	Input low voltage		-0.15	-	V _{REF} – 0.1	V
I _X	Input leakage current	$GND \leq V_I \leq V_{DDQ}$	-2	-	2	μA
I/O _Z	Output leakage current	$GND \leq V_I \leq V_{DDQ,}$ Output disabled	-2	_	2	μA
V _{REF}	Input reference voltage [27]	Typical Value = 0.75 V	0.68	0.75	0.95	V

Notes

22. Overshoot: $V_{IH(AC)} \le V_{DDQ} + 0.35 V$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} \ge -0.3 V$ (Pulse width less than $t_{CYC}/2$). 23. Power up: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.

24. All voltage referenced to ground.

25. Output are impedance controlled. I/O_L = $-(V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$. 26. Output are impedance controlled. I/O_L = $(V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$. 27. $V_{REF(min)} = 0.68V$ or 0.46 V_{DDQ} , whichever is larger, $V_{REF(max)} = 0.95V$ or 0.54 V_{DDQ} , whichever is smaller.



Electrical Characteristics (continued)

Over the Operating Range

DC Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[24]	Description	Test Conditions			Min	Тур	Max	Unit
I _{DD} ^[28]		$V_{DD} = Max, I_{OUT} = 0 mA,$	450 MHz	(× 18)	-	-	940	mA
		$f = f_{MAX} = 1/t_{CYC}$	(>	(× 36)	-	-	1290	
	400 MHz (× 18		(× 18)	-	-	860	mA	
			(×	(× 36)	-	-	1170	
I _{SB1}	current Both Ports Deselecte		450 MHz	(× 18)	-	-	460	mA
		Both Ports Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(× 36)	-	-	460	
		$f = f_{MAX} = 1/t_{CYC},$	400 MHz ((× 18)	-	-	440	mA
		Inputs Static		(× 36)	_	-	440	

28. The operation current is calculated with 50% read cycle and 50% write cycle.



AC Electrical Characteristics

Over the Operating Range

Parameter ^[29]	Description	Test Conditions	Min	Тур	Max	Unit
V _{IH}	Input high voltage		V _{REF} + 0.2	-	V _{DDQ} + 0.24	V
V _{IL}	Input low voltage		-0.24	-	V _{REF} – 0.2	V

Capacitance


Parameter ^[30]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 1.8 V, V _{DDQ} = 1.5 V	4	pF
C _O	Output capacitance		4	pF

Thermal Resistance

Parameter ^[30]	Description	Test Conditions	165-ball FBGA Package	Unit
Θ_{JA} (0 m/s)	Thermal resistance	Socketed on a 170 × 220 × 2.35 mm, eight-layer printed	12.23	°C/W
$\Theta_{JA} \left(1 \text{ m/s} \right)$	(junction to ambient)	circuit board	11.17	°C/W
$\Theta_{JA} \left(3 m/s \right)$			10.42	°C/W
Θ_{JB}	Thermal resistance (junction to board)		9.34	°C/W
Θ _{JC}	Thermal resistance (junction to case)		2.10	°C/W

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms



Notes

- Notes
 29. Overshoot: V_{IH(AC)} ≤ V_{DDQ} + 0.35 V (Pulse width less than t_{CYC}/2), Undershoot: V_{IL(AC)} ≥ −0.3 V (Pulse width less than t_{CYC}/2).
 30. Tested initially and after any design or process change that may affect these parameters.
 31. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I/O_L/I/O_H and load capacitance shown in (a) of Figure 5.



Switching Characteristics

Over the Operating Range

Parameters ^[32, 33]			450 MHz		400 MHz		
Cypress Parameter	Consortium Parameter	Description	Min	Max	Min	Max	Unit
t _{POWER}		V _{DD} (typical) to the first access ^[34]	1	_	1	-	ms
t _{CYC}	t _{KHKH}	K clock cycle time	2.2	8.4	2.5	8.4	ns
t _{KH}	t _{KHKL}	Input clock (K/ \overline{K}) high	0.4	_	0.4	-	t _{CYC}
t _{KL}	t _{KLKH}	Input clock (K/K) low	0.4	_	0.4	-	t _{CYC}
t _{KHK} H	t _{KH} KH	K clock rise to \overline{K} clock rise (rising edge to rising edge)	0.94	_	1.06	-	ns
Setup Time		•	•	•		•	•
t _{SA}	t _{AVKH}	Address setup to K clock rise	0.275	_	0.4	-	ns
t _{SC}	t _{IVKH}	Control setup to K clock rise (RPS, WPS)	0.275	-	0.4	-	ns
t _{SCDDR}	t _{IVKH}	DDR control setup to clock (K/ \overline{K}) rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)	0.22	-	0.28	-	ns
t _{SD}	t _{DVKH}	$D_{[X:0]}$ setup to clock (K/ \overline{K}) rise	0.22	-	0.28	-	ns
Hold Times							
t _{HA}	t _{KHAX}	Address hold after K clock rise	0.275	_	0.4	-	ns
t _{HC}	t _{KHIX}	Control hold after K clock rise (RPS, WPS)	0.275	_	0.4	_	ns
t _{HCDDR}	t _{KHIX}	$\frac{\text{DDR control}}{\text{BWS}_2, \text{BWS}_3}$ hold after clock (K/K) rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.22	_	0.28	-	ns
t _{HD}	t _{KHDX}	$D_{IX \cdot 01}$ hold after clock (K/ \overline{K}) rise	0.22	-	0.28	-	ns
Output Tim	es		•	•		•	•
t _{co}	t _{CHQV}	K/K clock rise to data valid	_	0.45	-	0.45	ns
t _{DOH}	t _{CHQX}	Data output hold after output K/\overline{K} clock rise (active to active)	-0.45	-	-0.45	-	ns
t _{CCQO}	t _{CHCQV}	K/K clock rise to echo clock valid	_	0.45	-	0.45	ns
t _{CQOH}	t _{CHCQX}	Echo clock hold after K/K clock rise	-0.45	-	-0.45	-	ns
t _{CQD}	t _{CQHQV}	Echo clock high to data valid	_	0.15	-	0.20	ns
t _{CQDOH}	t _{CQHQX}	Echo clock high to data invalid	-0.15	-	-0.20	-	ns
t _{CQH}	t _{CQHCQL}	Output clock (CQ/CQ) HIGH ^[35]	0.85	-	1.0	-	ns
t _{CQH} CQH	t _{CQH} CQH	CQ clock rise to \overline{CQ} clock rise (rising edge to rising edge) ^[35]	0.85	-	1.0	-	ns
t _{CHZ}	t _{CHQZ}	Clock (K/ \overline{K}) rise to high Z (active to high Z) ^[36, 37]	_	0.45	_	0.45	ns
t _{CLZ}	t _{CHQX1}	Clock (K/K) rise to low Z ^[36, 37]	-0.45	-	-0.45	-	ns
t _{QVLD}	t _{CQHQVLD}	Echo clock high to QVLD valid ^[38]	-0.15	0.15	-0.20	0.20	ns
PLL Timing							
t _{KC Var}	t _{KC Var}	Clock phase jitter	-	0.15	-	0.20	ns
t _{KC lock}	t _{KC lock}	PLL lock time (K) 20 - 20 -				-	μS
t _{KC Reset}	t _{KC Reset}	K static to PLL reset ^[39]	30	_	30	-	ns

Notes


32. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω , V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I/O_L/I/O_H and load capacitance shown in (a) of Figure 5 on page 23.

33. When a part with a maximum frequency above 333 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.

35. These parameters are extrapolated from the input timing parameters ($t_{CYC}/2 - 250$ ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.

36. t_{CHZ} , t_{CLZ} , are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 23. Transition is measured ± 100 mV from steady-state voltage. 37. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO} . 38. t_{QVLD} spec is applicable for both rising and falling edges of QVLD signal. 39. Hold to $>V_{||L}$ or $<V_{||L}$.


^{34.} This part has a voltage regulator internally; t_{POWER} is the time that the power must be supplied above V_{DD} minimum initially before a read or write operation can be initiated.





Switching Waveforms

Read/Write/Deselect Sequence Figure 6. Waveform for 2.0 Cycle Read Latency ^[40, 41, 42]



Notes

40. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

^{41.} Outputs are disabled (High Z) one clock cycle after a NOP. 42. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note applies to the whole diagram.




Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C1643KV18-400BZC	51-85195	165-ball FBGA (15 × 17 × 1.4 mm)	Commercial
	CY7C1643KV18-400BZXC		165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	
	CY7C1645KV18-400BZXI			Industrial
450	CY7C1643KV18-450BZC	51-85195	165-ball FBGA (15 × 17 × 1.4 mm)	Commercial
	CY7C1643KV18-450BZI			Industrial
	CY7C1645KV18-450BZXI	1	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	


Ordering Code Definitions





Package Diagram

Figure 7. 165-ball FBGA (15 × 17 × 1.40 mm (0.50 Ball Diameter)) Package Outline, 51-85195



51-85195 *D



Acronyms

Acronym	Description			
BWS	Byte Write Select			
DDR	Double Data Rate			
DLL	Delay Lock Loop			
FBGA	Fine-Pitch Ball Grid Array			
HSTL	High-Speed Transceiver Logic			
I/O	Input/Output			
JTAG	Joint Test Action Group			
LSB	Least Significant Bit			
LSBU	Logical Single-Bit Upsets			
LMBU	Logical Multi-Bit Upsets			
MSB	Most Significant Bit			
PLL	Phase Locked Loop			
QDR	Quad Data Rate			
SEL	Single Event Latch-up			
SRAM	Static Random Access Memory			
TAP	Test Access Port			
ТСК	Test Clock			
TDI	Test Data-In			
TDO	Test Data-Out			
TMS	Test Mode Select			

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
FIT/Dev	failure in time per device
FIT/Mb	failure in time per mega bit
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



Document History Page

Document Title: CY7C1643KV18/CY7C1645KV18, 144-Mbit QDR [®] II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-44059				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	1910968	See ECN	VKN / AESA	New data sheet.
*A	2556834	08/25/08	VKN / PYRS	Updated Identification Register Definitions (Changed Revision Number (31:2) from 001 to 000). Updated Power Up Sequence in QDR II+ SRAM (Updated description and Figure 4). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Updated maximum values of I_{DD} and I_{SB1} parameters)). Updated Thermal Resistance (Replaced values of Θ_{JA} and Θ_{JC} parameters from TBD to respective Thermal Values for all Packages).
*B	2806011	11/12/09	VKN / PYRS	Added Neutron Soft Error Immunity. Updated Capacitance (Changed value of Input Capacitance (C_{IN}) from 2 pF t 4 pF, changed value of Output Capacitance (C_O) from 3 pF to 4 pF). Updated Switching Characteristics (Changed maximum value of t_{CO} , t_{CQC} t_{CHZ} parameters from 370 ps to 450 ps for 450 MHz frequency, changed minimum value of t_{DOH} , t_{CQOH} , t_{CLZ} parameters from –370 ps to –450 ps fo 450 MHz frequency). Updated Ordering Information (By including parts that are available, and added disclaimer at the top of Ordering Information table). Updated Package Diagram.
*C	3022441	09/03/2010	NJY	Changed status from Preliminary to Final. Added Acronyms and Units of Measure. Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Updated links in Sales, Solutions, and Legal Information.
*D	3239743	04/25/2011	NJY	Updated Ordering Information (Updated part numbers). Updated to new template.
*E	3275033	06/06/2011	NJY	No technical updates.
*F	3430462	12/06/2011	PRIT	Updated Ordering Information (Updated part numbers). Updated Package Diagram.
*G	3607032	05/03/2012	AVIA / PRIT	Updated Features (Removed CY7C1641KV18, CY7C1656KV18 related information). Updated Configurations (Removed CY7C1641KV18, CY7C1656KV18 related information). Updated Functional Description (Removed CY7C1641KV18, CY7C1656KV1 related information). Updated Selection Guide (Removed 375 MHz and 333 MHz frequencies related information, removed CY7C1641KV18, CY7C1656KV18 related information). Removed Logic Block Diagram – CY7C1641KV18. Removed Logic Block Diagram – CY7C1656KV18. Updated Pin Configurations (Removed CY7C1641KV18, CY7C1656KV18 related information). Updated Pin Definitions (Removed CY7C1641KV18, CY7C1656KV18 related information).



Document History Page (continued)

Document Title: CY7C1643KV18/CY7C1645KV18, 144-Mbit QDR [®] II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-44059				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*G (cont.)	3607032	05/03/2012	AVIA / PRIT	Updated Functional Overview (Removed CY7C1641KV18, CY7C1656KV18 related information). Updated Truth Table (Removed CY7C1641KV18, CY7C1656KV18 related information). Updated Write Cycle Descriptions (Removed CY7C1641KV18 related information). Removed Write Cycle Descriptions (Corresponding to CY7C1656KV18). Updated Identification Register Definitions (Removed CY7C1656KV18). Updated Identification Register Definitions (Removed CY7C1641KV18, CY7C1656KV18 related information). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Removed 375 MHz and 333 MHz frequencies related information, removed CY7C1641KV18, CY7C1656KV18 related information)). Updated Switching Characteristics (Removed 375 MHz and 333 MHz frequencies related information).
*H	3793968	10/25/2012	PRIT	No technical updates. Completing Sunset Review.
*	3910993	02/22/2013	PRIT	Updated Ordering Information (Updated part numbers).
*J	4372665	05/07/2014	PRIT	Updated Application Example: Updated Figure 2. Updated Thermal Resistance: Updated values of Θ_{JA} parameter. Included Θ_{JB} parameter and its details. Updated to new template.
*K	4575392	11/20/2014	PRIT	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*L	5067354	12/29/2015	PRIT	Updated Package Diagram: spec 51-85195 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2008-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-44059 Rev. *L

Revised December 29, 2015

Page 31 of 31

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All products and company names mentioned in this document may be the trademarks of their respective holders.