

# Low EMI 15W Stereo Class D Audio Amplifier

## **General Description**

The VA2221 is a cost-effective filter-less Class D stereo audio power amplifier that operates in wide range of various power supplies. VA2221 provide volume control with four selectable gain settings (20dB, 26dB, 32dB, 36dB). VA2221 can output 15W per channel into  $8\Omega$  load with lower supply current and fewer external components for driving bridgedtied stereo speaker directly with excellent EMI performance. With the function of power limit, the speakers could be operated safely and the input signal would be also normalized.

VA2221 operates with high efficiency energy conversion up to 88% (8 $\Omega$  Load) so that the external heat sink can be eliminated while playing music.

VA2221 also integrates Anti-Pop, Output Short & Over-Heat Protection Circuitry to ensure device reliability. This device also provides the DC detect and **Applications** protection scheme to prevent the damage of speaker voice coils.


The VA2221 is available in small TSSOP-28 green package with exposed pad.

## Typical Application

## Features

- Operation Voltage from 8V to 26V
- Excellent EMI Performance for Filter-Free Operation
- Maximum 88% Efficiency with an 8Ω Speaker
- 16.5W@8 $\Omega$  Load with THD+N =10% at 18V
- 9.3W@8 $\Omega$  Load with THD+N =10% at 12V
- Four Selectable Gain Settings
- Scalable Power Limit Function
- Speaker DC Detection and Protection
- Parallel BTL Speaker Driving Connection
- Thermal Protection with Auto-Recovery
- Speaker Protection Circuitry
- Short Circuit and Thermal Protection
- RoHS 2.0 compliant TSSOP-28 Green Package with Exposed Pad


- LCD TV
- **Multimedia Speakers**
- Sound Bar



VA2221




# **Functional Block Diagram**





# **Pin Assignments And Descriptions**



1	SD_B		
		I	Shutdown control terminal. Low active. TTL Logic levels with compli- ance to AVDD.
2	FAULT_B	0	Protection Flag Indicator (Open Drain). Connecting FAULT_B and SD_B can be set to auto-recovery. Otherwise need to reset by cycling AVDD.
3	LINP	I	Left channel positive audio signal input.
4	LINN	I	Left channel negative audio signal input.
5	GAIN0	I	Gain selection least significant bit.
6	GAIN1	I	Gain selection most significant bit.
7	AVDD	Р	Analog Power Supply.
8	AGND	Р	Analog Ground.
9	VREG	0	Regulated Voltage. Nominal voltage is 5.5V.
10	PLIMIT		Power Limit Level Adjust. Connect a resistor divider from VREG to GND
10		•	to set power limit. Connect to VREG directly for no power limit.
11	RINN	I	Right channel negative audio signal input.
12	RINP	I	Right channel positive audio signal input.
13	MODE	I	Modulation Mode Select. Pull-Low to disable new modulation scheme.
14	PBTL	I	Parallel BTL mode switch.
15,16	PVDDR	Р	Right channel power supply.
17	BSPR	I	Bootstrap I/O for right channel positive high-side switch.
18	ROUTP	0	Right channel positive output.
19	PVSSR	Р	Right channel power ground.
20	ROUTN	0	Right channel negative output.
21	BSNR	I	Bootstrap I/O for right channel negative high-side switch.
22	BSNL	I	Bootstrap I/O for left channel negative high-side switch.
23	LOUTN	0	Left channel negative output.
24	PVSSL	Р	Left channel power ground.
25	LOUTP	0	Left channel positive output.
26	BSPL	0	Bootstrap I/O for left channel positive high-side switch.
27,28	PVDDL	Р	Left channel power supply.



## **Absolutely Maximum Ratings**

Over operating free-air temperature range, unless otherwise specified (\* 1)

Symbol	Parameter	Limit	Unit
V <sub>DD</sub> (PVDDR, PVDDL, AVDD)	Supply voltage	-0.3 to 30	V
VI (GAINO, GAIN1, FALUT_B, MODE, PBTL, SD_B)	Input voltage	–0.3 to $V_{\text{DD}}\text{+}0.3$	V
V <sub>I</sub> (PLIMIT)	Input voltage	–0.3 to $V_{\text{REG}} {+} 0.3$	V
V <sub>I</sub> (LINN, RINN, LINP, RINP)	Input voltage	-0.3 to 6.5	V
T <sub>A</sub>	Operating free-air temperature range	-40 ~ +85	۰C
Tj	Operating junction temperature range(* 2)	-40 to +150	۰C
T <sub>STG</sub>	Storage temperature range	-65 to 150	۰C
R <sub>(LOAD)</sub>	Minimum load resistance	8 (V <sub>DD</sub> >15V) 4 (V <sub>DD</sub> ≤15V)	Ω
θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	8	°C/W
θ <sub>JA</sub>	Thermal Resistance (Junction to Air)	45	°C/W
Electrostatic discharge	Human body model	±2	kV
Electrostatic discharge	Machine model	±200	V

(\*1): Stress beyond those listed at "absolute maximum rating" table may cause permanent damage to the device. These are stress rating ONLY. For functional operation are strongly recommend follow up "recommended operation conditions" table.

## **Recommended Operating Conditions**

Over operating free-air temperature range, unless otherwise specified.

Symbol	Parameter	Test Condition	Specif	Unit		
Symbol	raiametei	rest condition	Min	Max	Unit	
V <sub>DD</sub>	Supply voltage	PVDDL, PVDDR, AVDD	8	26	V	
	High level input voltage					
VIH	(GAINO, GAIN1, MODE, PBTL,	$V_{DD}=24V$	2		V	
	SD_B)					
	Low level input voltage					
VIL	(GAIN0, GAIN1, MODE, PBTL,	$V_{DD}=24V$		0.8	V	
	SD_B)					
V <sub>OL</sub>	Low level output voltage (FAULT_B)	$V_{\text{DD}}$ =24V, $R_{\text{PULL-HIGH}}$ =100k $\Omega$		0.8	V	
T <sub>A</sub>	Operating free-air temperature		-40	85	۰C	



## **Electrical Characteristics**

 $T_{\text{A}}=25\,^{\circ}\!\text{C},\,V_{\text{DD}}=12V,\,R_{\text{L}}{=}8\Omega,\,GAIN{=}20dB,\,unless$  otherwise noted.

Symbol	Parameter	Test Condition		Specification			Unit
Symbol	Falameter			Min	Тур.	Max	Unit
V <sub>os</sub>	Output offset voltage (measured differentially)	VI=0V			1.5	15	mV
Ι <sub>Q</sub>	Quiescent current	SD_B=2V,	No load		30	50	mA
I <sub>SD</sub>	Shutdown current	SD_B=0.8V	, No load		300	500	μA
t <sub>on</sub>	Shutdown turn-on time	SD_B=	=2V		20		ms
t <sub>OFF</sub>	Shutdown turn-off time	SD_B=0.8V			2		μs
f <sub>osc</sub>	Internal oscillation frequency				300		kHz
		GAIN1=0.8V, GAIN0=0.8V			20		dB
А	Amplifier gain	GAIN1=0.8V, GAIN0=2V			26		
A	Amplifier gain	GAIN1=2V, GAIN0=0.8V			32		
		GAIN1=2v, GAIN0=2v			36		
D	Drain-Source ON resistance <sup>1</sup>	V <sub>DD</sub> =12V,	High Side		240		mΩ
R <sub>DS(ON)</sub>		I <sub>OUT</sub> =500mA	Low Side		240		11122
V <sub>REG</sub>	Regulator output	$I_{VREG} = 100 \mu A, V_{DD} = 8 \sim 26 V$		5.45	5.7	5.95	V
t <sub>DC-DET</sub>	DC detect time				450		ms

(1) Design center value.



# **Operating Characteristics**

 $V_{\text{DD}}{=}12V,\,A_V{=}20dB,\,T_A=25\,^\circ\!\!C$  unless otherwise noted.

Symbol	Parameter	Test Condition			Specification		Unit
Symbol	raiametei	Test Condi	Min	Тур.	Max	onic	
		THD+N=10%, f=1kHz,	$V_{DD} = 18V^1$		16.5		w
Po	Output power	$R_L=8\Omega$	$V_{\text{DD}}=12V$		9.3		vv
10	Output power	THD+N=1%, f=1kHz,	$V_{\text{DD}} = 18V^{_1}$		12.8		w
		$R_L = 8\Omega$	$V_{\text{DD}} = 12V$		7.4		vv
THD+N	Total harmonic dis- tortion plus noise	$V_{DD} = 15V, P_0 = 7.5W, R_L =$	=8Ω, f=1kHz		0.15		%
V <sub>os</sub>	Offset voltage			20		mV	
K <sub>svr</sub>	Supply ripple rejec- tion ration	Input AC–Grounded, $C_i=1\mu F$ , f=1kHz			68		dB
SNR	Signal-to-Noise ratio	A-weighted, THD+N=1	%, $R_L = 8\Omega$		93		dB
Vn	Output voltage noise	$C_i=1\mu F$ , f=20Hz to 20kHz, A-weighted, Input AC-Grounded			150		μV <sub>rms</sub>
CMRR	Common mode re- jection ratio	$V_{DD} = 12V, V_{IC} = 1V_{PP}$ f=120Hz			66		dB
Zı	Input impedance				60		kΩ
Crosstalk	Channel separation	V <sub>0</sub> =1W, f=1kHz, Gain=20dB			96		dB

(1) Heat-sink is required.



## **Functional Descriptions**

#### Gain Settings

The gain of the VA2221 can be set by GAIN0 and GAIN1 pins. The gain ratios listed in Table 1 are implemented by changing the taps on the feedback resistors in the preamplifier stage.

The input resistance is depended on the gain setting. Since the gain setting is determined by the ratio of the internal feedback resistive network, the variation of the gain is small. But the absolute value of the input resistance may shift by  $\pm 20\%$  at the same gain. In actual design cases, 80% of nominal value should be assumed as the input resistance of VA2221 in the input network of whole amplifier.

Gain 1	Gain 0	Gain Ratio	Resistance	Range
1	1	36dB	9kΩ	7.2kΩ~10.8kΩ
1	0	32dB	15kΩ	12kΩ~18kΩ
0	1	26dB	30kΩ	24kΩ~36kΩ
0	0	20dB	60kΩ	48kΩ~72kΩ



## Amplifier Input Impedance




Figure 1. Cut-off point of high-pass filter

In most cases, no extra resistor needs to be added on the input of VA2221. The actual input resistor is already determined while selecting the gain. If a single capacitor is used in the input high-pass filter, the cut-off frequency fo may vary with the change of gain setting. The -3dB point of the cut-off frequency can be calculated by the following equation,

$$fo = \frac{1}{2\pi \times R_1 \times C_1} \qquad (Hz) \quad Equation (2)$$

,where the  $R_1$  values is given in Table 1.

#### Shutdown Operation

The VA2221 employs a state of shutdown mode to reduce supply current to the absolute minimum level during periods of nonuse for power conservation. This terminal should be held high during normal operation when the amplifier is in normal operating. Pulling low causes the output drivers shutdown and the amplifier to enter a low-current state. Do not leave it unconnected, because there is no weakly pulling resistor inside the amplifier.

Remember that to place the amplifier in the shutdown state prior to removing the power supply voltage so that power-off pop noise can be eliminated.

#### **VREG Supply**

The  $V_{REG}$  Supply is used to bias the gates of the output full-bridge upper half MOSFETs. It could be used to supply the PLIMIT pin and related voltage divider circuit. Add at least 1  $\mu$ F capacitor to ground at this pin.

## Speaker Protection

Due to the nature of Class D amplifiers, the speakers may have DC current if the audio inputs get DC voltage in any case. An output DC fault will make FAULT\_B pin in low state and shuts down the audio amplifier and change the state of output into



## Functional Descriptions (cont.)

high impedance.

To resolve the case of DC input, it is good to treat it as very low frequency sine wave much lower than audio band such as 2Hz. Based on this criteria, a DC detect fault shall be issued when the output differential duty-cycle of either channel exceeds 14% for more than 500ms at the same polarity. This feature protects the speakers away from large currents.

The minimum differential input DC voltages required to trigger the DC detection fault are listed in Table 2.

A <sub>v</sub> (dB)	V <sub>IN</sub> (mV, Differential)
36	17
32	28
26	56
20	112

#### Table 2. DC detect fault threshold

To resume the normal operation, it is necessary to power off the amplifier and then power on, cycling SD\_B can not resume normal operation.

## Parallel BTL Mode for Mono Operation

VA2208 offers the feature of Stereo operation with two outputs of each channel connected directly. If the PBTL pin (pin 14) is tied high, the positive and negative outputs of each channel (left and right) are synchronized and in phase. To operate in this mono mode, apply the input signal to the RIGHT input and place the speaker between the LEFT and RIGHT outputs. Connect the positive and negative output together for best efficiency. Parallel BTL mode can increase more output power compare to the stereo mode single channel's output power. For normal BTL operation, connect the PBTL pin to

ground.

## Short Circuit Protection

VA2221 has protection from over-current conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FAULT\_B pin as a low state. The amplifier outputs are switched to a high impedance state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD\_B pin through the low state.

Connect FAULT\_B to SD\_B pin, the over current protection will be auto recovery.

#### Thermal Protection

Thermal protection on the VA2221 prevents damage to the device when the internal die temperature exceeds 150°C. There is a  $\pm$ 30°C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 30°C. VA2221 will be back to normal operation at this point with no external system interaction.

Thermal protection fault will not be reported on the FAULT\_B terminal.

## Power Limit Operation

The voltage at PLIMIT terminal (pin 10) can be used to limit the power to levels below that which is possible based on the supply rail. Add a resistor divider from VREG to ground to set the voltage at the PLIMIT terminal. An external reference may also be used if precise limitation is required. Also add a



# **Functional Descriptions (cont.)**

1µF capacitor from this pin to ground.

The PLIMIT circuit sets a limit on the output peakto-peak voltage. The limiting is done by limiting the duty cycle to fixed maximum value. This limit can be thought of as a "virtual" voltage rail which is lower than the supply connected to power rail. This "virtual" rail is 5 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2 \times R_s}\right) \times V_P\right)^2}{2 \times R_L}$$

 $V_{P}{=}5 \ x \ PLIMIT \ voltage \ if \ PLIMIT{<}5 \ x \ V_{P}$   $P_{OUT} \ (with \ 10\% \ THD) = 1.25 \ x \ P_{OUT}$ 

where  $R_s$  is the total series resistance including  $_{RDS}$   $_{(ON)}$  and any resistance in the output filter.  $R_L$  is the load resistance.  $V_P$  is the peak amplifier of the output possible within the supply rail.



## **Application Information**

#### Output Filter

Many applications require a ferrite bead filter at least. The ferrite filter reduces EMI above 30MHz. When selecting a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies, be aware of its maximum current limitation. Once the bead filter is designed, make sure to pull-high MODE pin (pin 13) to change the modulation scheme to achieve best EMI/EMC compatibility.

Use an LC output filter if there are low frequency (<1 MHz) EMI sensitive circuits and there are long wires from the amplifier to the speaker.




Figure 2. Typical LC Output Filter, Speaker Impedance= $8\Omega$ 




Figure 3. Typical Ferrite Chip Bead Output Filter

Inductors used in LC filters must be selected carefully. A significant change in inductance at the peak output current of the VA2221 will cause increased distortion. The change of inductance at currents up to the peak output current must be less than 0.1µH per amp to avoid this. Also note that smaller inductors than  $33\mu$ H may cause an increase in distortion above what is shown in preceding graphs of THD versus frequency and output power. In all cases, avoid using inductors which value are less than  $22\mu$ H.

Like the selection of the inductor in LC filters, the capacitor must be selected carefully, too. A significant change in capacitance at the peak output voltage of the VA2221 will cause increased distortion. LC filter capacitors should be double of DC voltage ratings of the peak application voltage (the power supply voltage) at least. In general, it is strongly recommended using capacitors with good temperature performance like X5R series.

#### Output Snubbers

In Figure 4, the 330pF capacitors in series with  $10\Omega$  resistors connected with the outputs of the VA2221 are snubber circuits. They smooth switching transitions and reduce overshoot and ringing. With these networks, THD+N can be improved at lower power levels and EMC can be reduced 2~4 dB at middle frequencies. They increase quiescent current by 3mA~11mA depending on supply voltage.




Figure 4. Output Snubber Circuits

## Low ESR Capacitors

Low ESR capacitors are high recommended for this application. In general, a practical capacitor can be



## Application Information (cont.)

modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this unwanted resistor can eliminate the effects of the ideal capacitor. Place low ESR capacitors on supply circuitry can improve THD+N performance.

#### Boot-Strap Capacitors

The full H-bridge output stages use only MOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A  $0.22\mu$ F ceramic capacitor, rated for at least 25V, must be connected from each output to its corresponding boot-strap input. Specifically, one  $0.22\mu$ F capacitor must be connected from OUTP to BSP, and one  $0.22\mu$ F capacitor must be connected from OUTN to BSN.

The bootstrap capacitors connected between the BSP or BSN pins and corresponding output function as a floating power supply for the high side N-channel power MOSFET gate drive circuitry. During each high side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

#### **Decoupling Capacitors**

VA2221 requires appropriate power decoupling to minimize the output total harmonic distortion (THD) and improves EMC performance. Power supply decoupling also prevents intrinsic oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling can be achieved by using two different types of capacitors which target different types of noise on the power supply lines. For higher frequency spikes, or digital hash on the rail, a good low ESR ceramic capacitor, for example  $0.1 \mu$ F to  $10\mu$ F, placed as close as possible to PVDDR and PVDDL pins works best. For filtering lower frequency noise, a larger low ESR aluminum

electrolytic capacitor of  $470\mu$ F or greater placed near the audio power amplifier is suggested. The  $470\mu$ F capacitor also serves as local storage capacitor for supplying current during heavy power output on the amplifier outputs. The PVDDR and PVDDL terminals provide the power to the output transistors, so a  $470\mu$ F or larger capacitor should be placed by PVDDR and PVDDL terminals as near as possible. A  $10\mu$ F ceramic capacitor on each PVDDR/PVDDL terminal is also recommended.





# **Application Circuit**





Figure 5. VA2221 Stereo Reference Application with LC Filter










# Package Information

## TSSOP-28





NOTE

1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS


- 2. TOLERANCE ±0.1 mm UNLESS OTHERWISE SPECIFIED
- 3. COPLANARITY : 0.1 mm
- 4. REFER TO JEDEC MO-153

	SYMBOLS	DIMENSIONS IN MILLIMETER			DIMENSIONS IN INCH		
	SIMBOLS	MIN	NOM	MAX	MIN	NOM	MAX
	Α			1.15			0.045
	A1	0.00		0.10	0.000		0.004
	A2	0.80	1.00	1.05	0.031	0.039	0.041
	b	0.19		0.30	0.007		0.012
	С	0.09		0.20	0.004		0.008
	D	9.60	9.70	9.80	0.378	0.382	0.386
	D2	3.70	3.80	3.90	0.146	0.150	0.154
	E	6.20	6.40	6.60	0.244	0.252	0.260
	E1	4.30	4.40	4.50	0.169	0.173	0.177
	E2	2.70	2.80	2.90	0.106	0.110	0.114
	e		0.65			0.026	
	L	0.45	0.60	0.75	0.018	0.024	0.030
	у			0.10			0.004
	θ	0°		8°	0°		8°
	L1-L1'			0.12			0.005
▲	L1		1.00REF			0.039REF	





## **Marking and Ordering Information**



## **Contact Information**

#### Viva Electronics Incorporated

10F-1, No. 32, Gaotie 2<sup>nd</sup> Rd., Zhubei City, Hsinchu County, Taiwan, R.O.C. Tel: 886-3-6579508 Fax: 886-3-6579509 WWW: http://www.viva-elec.com.tw Sales: sales@viva-elec.com.tw FAE Support: fae@viva-elec.com.tw

#### IMPORTANT NOTICE

Viva Electronics Incorporated reserves the right to make changes without further notice to any products or specifications herein. Viva Electronics Incorporated does not assume any responsibility for use of any its products for any particular purpose, nor does Viva Electronics Incorporated assume any liability arising out of the application or use of any its products or circuits. Viva Electronics Incorporated does not convey any license under its patent rights or other rights nor the rights of others.