

FH8838BG3

N- Channel Enhancement Mode Power MOSFET

Description



The FH8838BG3 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gatevoltages as low as 2.5V. This device is suitable for use as a load switch or in PWM applications. It is ESD protected.

Application

- PWM application
- Load switch

General Features

- $V_{DS} = 18V, I_D = 22A$
- $R_{DS(ON)} < 4.4 \text{ m}\Omega (\text{ MAX }) @ V_{GS} = 4.5V$
- $R_{DS(ON)} < 4.6 \text{ m}\Omega (\text{ MAX }) @ V_{GS} = 3.9V$
- $R_{DS(ON)} < 5.5 \text{ m}\Omega (\text{ MAX }) @ V_{GS} = 2.5V$
- High Power and current handling capability
- Lead free product is acquired
- Surface Mount Package
- ESD Rating: 2000V HBM



Schematic diagram

Marking and pin assignment

DFN3x3-8L Pin assignment and Top / Bottom View

Absolute Maximum Ratings (TA=25°C unless otherwise noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Drain-Source Voltage		V_{DS}	18	V
Gate-Source Voltage		V_{GS}	± 12	
Continuous Drain Current	$T_A = 25^\circ\text{C}$	I_D	22	A
	$T_A = 70^\circ\text{C}$		18	
Pulsed Drain Current (Note 1)		I_{DM}	88	
Avalanche Current		I_{AS}	22	
Avalanche Energy	$L = 0.1\text{mH}$	E_{AS}	29	mJ
Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	3.7	W
	$T_A = 70^\circ\text{C}$		2.5	
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	33.5	$^\circ\text{C}/\text{W}$
--	-----------------	------	---------------------------

Notes:

1. Pulse width limited by maximum junction temperature.
2. The value of $R_{\theta JA}$ is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$.

Electrical Characteristics (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	V _{DSS}	V _{GS} =0V, I _D =250μA	18	20		V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =20V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±10V, V _{DS} =0V	-	-	±10	μA
On Characteristics (Note 2)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	0.45	0.80	1.20	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =8A		3.4	4.4	mΩ
		V _{GS} =3.9V, I _D =7A	-	3.6	4.6	mΩ
		V _{GS} =2.5V, I _D =6A	-	4.2	5.5	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =5A	-	40	-	S
Dynamic Characteristics (Note 3)						
Input Capacitance	C _{iss}	V _{DS} =10V, V _{GS} =0V, F=1.0MHz	-	3150	-	PF
Output Capacitance	C _{oss}		-	342	-	PF
Reverse Transfer Capacitance	C _{rss}			318		PF
Switching Characteristics (Note 3)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =10V, R _L =1.35Ω V _{GS} =5V, R _{GEN} =3Ω	-	19		nS
Turn-on Rise Time	t _r		-	40		nS
Turn-Off Delay Time	t _{d(off)}		-	69		nS
Turn-Off Fall Time	t _f		-	16		nS
Total Gate Charge	Q _g	V _{DS} =10V, I _D =7A, V _{GS} =4.5V	-	35		nC
Gate-Source Charge	Q _{gs}		-	3	-	nC
Gate-Drain Charge	Q _{gd}		-	10	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 2)	V _{SD}	V _{GS} =0V, I _S =1A	-	-	1.3	V
Diode Forward Current (Note 1)	I _S		-	-	22	A

Notes:

1. Surface Mounted on FR4 Board, t ≤ 10 sec.
2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
3. Guaranteed by design, not subject to production

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain-Source On-Resistance




Figure 5 Output CHARACTERISTICS




Figure 6 Drain-Source On-Resistance




Figure 7 Transfer Characteristics




Figure 8 Capacitance vs V_{DS}




Figure 9 $R_{DS(on)}$ vs V_{GS}




Figure 10 Capacitance vs V_{DS}




Figure 11 Gate Charge






Figure 12 Safe Operation Area

**Figure 13 Normalized Maximum Transient Thermal Impedance**

Package Outline Dimensions : DFN3*3-8L

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.7		0.8	I		0.203	
B	0.25		0.35	J	2.2		2.4
C	0.2			K	1.4		1.6
D	2.924		3.076				
E	2.924		3.076				
F	0.324		0.476				
G		0.65					
H	0		0.05				