

FM Low-Noise-Amplifier with differential output

FEATURES

- Without any earphone or telescopic antenna, receive FM-radio signal through re-using normal antenna
- Differential output
- Internal 4-bit tunable capacitor-array using One-Line-Logic unit
- Ultra-low noise-figure: 1.7dB
- Standard CMOS process technology
- High power gain of 20dB under 1.8V supply
- High linearity
- Supply voltage: 1.5V~3.6V
- Shut-down current: <math><0.1\mu\text{A}</math>
- Slim 1.1×0.9×0.45 mm³ DFN-6L package

GENERAL DESCRIPTION

AW5026 is a Low-Noise-Amplifier (LNA) with differential output, without earphone or telescopic antenna, re-using normal antenna to receive FM-radio signal.

AW5026 adopt differential outputs, enhance the level of anti-interference capability.

AW5026 is characterized with low noise, high gain and high linearity. Typical noise figure is 1.7dB and power gain is 21dB.

AW5026 integrates RF radio switch inside, implementing high impedance under shut-down condition. Shut-down current is less than 0.1μA

AW5026 is available in slim 1.1mm×0.9mm×0.45mm DFN-6L package. The specified operating free-air temperature ranges from -40°C to 85°C.

APPLICATIONS

- Feature or Smart mobile phone
- Mobile audio device

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit of AW5026

PIN CONFIGURATION AND TOP MARK




Figure 2 Pin Configuration and Top Mark

PIN DEFINITION

No.	NAME	DESCRIPTION
1	EN	EN (high level) supports 1.8V/2.8V IO with internal 150Kohm pull-down resistor.
2	RFoutN	RF output N.
3	RFoutP	RF output P.
4	VCC	Supply connection.
5	GND	Ground.
6	RFIN	RF input.

FUNCTIONAL BLOCK DIAGRAM





Figure 3 FUNCTION BLOCK DIAGRAM

ORDERING INFORMATION

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW5026DNR	-40°C~85°C	DFN 1.1mm*0.9mm -6L	C	MSL1	ROHS+HF	3000 units/ Tape and Reel



ABSOLUTE MAXIMUM RATINGS (NOTE1)

PARAMETERS	RANGE
Supply Voltage VCC	-0.3 V to 4.2 V
EN pin voltage	-0.3 V to 4.2 V
Supply maximum current ICC	30 mA
RFIN input power Pin	20 dBm
Maximum Junction temperature T _{JMAX}	125 °C
Storage temperature T _{STG}	-65 °C to 150 °C
Operating free-air temperature range	-40 °C to 85 °C
Lead Temperature (Soldering 10 Seconds)	260 °C
ESD ^(NOTE 2)	
HBM	±2kV
CDM	±1kV
Latch-up	
Standard: JEDEC STANDARD NO.78D NOVEMBER 2011	+IT: +200mA -IT: -200mA

ELECTRICAL CHARACTERISTICS

TA=25 °C, VCC=1.8 V, EN=1.8 V, Rs=Ro=50 ohm, frequency=90 MHz for typical values (unless otherwise noted).

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
ISD	Shut-down Current	EN=0V		0.1	1	μA
IQ	Static Current	EN=1.8V		7.5		mA
NF	Noise Figure ^(NOTE 3)	Input/Output 50ohm		1.8		dB
S11	Input Return Loss	Input/Output 50ohm		-3.5		dB
Kf	Stability Factor	Input/Output 50ohm		>1		
IIP3	Input 3rd-order intercept point	(NOTE 4)		-13.5		dBm
IB P-1dB	In-Band 1dB-compression point	Input/Output 50ohm		-22.6		dBm
OOB P-1dB	Output-Of-Band 1dB- compression point	(NOTE 5)		-8.7		dBm
RFoutP						
S12	Reverse Isolation	Input/Output 50ohm		-36.0		dB
S21	Power Gain	Input/Output 50ohm		20.5		dB
S22	Output Return Loss	Input/Output 50ohm		-20.0		dB
RFoutN						
S12	Reverse Isolation	Input/Output 50ohm		-49.5		dB
S21	Power Gain	Input/Output 50ohm		19.4		dB
S22	Output Return Loss	Input/Output 50ohm		-22.8		dB

TA=25 °C, VCC=2.8 V, EN=2.8 V, Rs=Ro=50 ohm, frequency=90 MHz for typical values (unless otherwise noted).

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
ISD	Shut-down Current	EN=0V		0.1	1	μA
IQ	Static Current	EN=2.8V		10.0		mA
NF	Noise Figure ^(NOTE 3)	Input/Output 50ohm		1.7		dB
S11	Input Return Loss	Input/Output 50ohm		-3.2		dB
Kf	Stability Factor	Input/Output 50ohm		>1		
IIP3	Input 3rd-order intercept point	(NOTE 4)		-11.2		dBm
IB P-1dB	In-Band 1dB-compression point	Input/Output 50ohm		-21.4		dBm
OOB P-1dB	Output-Of-Band 1dB- compression point	(NOTE 5)		-7.9		dBm
RFoutP						
S12	Reverse Isolation	Input/Output 50ohm		-38.2		dB
S21	Power Gain	Input/Output 50ohm		21.2		dB
S22	Output Return Loss	Input/Output 50ohm		-22.3		dB
RFoutN						
S12	Reverse Isolation	Input/Output 50ohm		-48.9		dB
S21	Power Gain	Input/Output 50ohm		20.7		dB
S22	Output Return Loss	Input/Output 50ohm		-23.3		dB

ELECTRICAL CHARACTERISTICS OF TUNABLE CAPACITOR

TA=25 °C, VCC=1.5~3.6V, EN=VCC, Rs=Ro=50 ohm, frequency=90 MHz for typical values (unless otherwise noted).

	PARAMETER	MIN	TYP	MAX	UNIT
V _{cc}	Supply Voltage	1.5	2.8	3.6	V
T _H	EN High Level Duration Time	0.4		50	μs
T _L	EN Low Level Duration Time	0.4		50	μs
T _{LATCH}	EN State Latch Time ^(NOTE 6)	150		500	μs
T _{OFF}	EN Off Delay Time ^(NOTE 7)	150		500	μs
n	Tunable Stage Number		16		
C _{min}	Minimum Tunable Capacitor		15		pF
C _{max}	Maximum Tunable Capacitor		45		pF
C _{step}	Minimum Stage		2		pF

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. Test method: MIL-STD-883G Method 3015.7

NOTE3: The test data comes from the RFoutP.

NOTE4: Measure IIP3 parameter through two tone of -40dBm/tone with the frequency of 97MHz and 98MHz

NOTE5: Input/Output are both 50-ohm; Input signal is composed of in-band 90MHz signal and out-of-band 900MHz signal. Signal of 90MHz is fixed to -40dBm; signal of 900MHz varies and power level is measured when power gain of 90MHz signal drops 1dB.

NOTE6: Latch mechanism is already designed inside. When pulse width of high-level is wider than state latch time, chip will keep latch state inside unchanged and won't accept any new pulses, until off state.

NOTE7: Latch mechanism is already designed inside. When EN is changed from high-level to low-level, state inside will be changed to off after off delay time.










Figure 4 One-Line-Logic Timing Diagram







TYPICAL CHARACTERISTICS



TA=25 °C, VCC=1.8 V, EN=1.8 V, Rs=Ro=50 ohm, frequency=90 MHz for typical values (unless otherwise noted).






TA=25 °C, VCC=2.8 V, EN=2.8 V, Rs=Ro=50 ohm, frequency=90 MHz for typical values (unless otherwise noted).n





Differential Outputs



AW5026 APPLICATION BOARD




Figure 5 AW5026EVB

MEASUREMENT DIAGRAM

Test DC Characteristics (Current&Power)




Figure 6 AW5026 DC Test diagram

Test S-parameter




Figure 7 AW5026 S-parameter measurement Diagram

Test Noise-Figure




Figure 8 AW5026 Noise Figure Measurement Diagram

Test IIP3




Figure 9 AW5026 IIP3 Measurement Diagram

Test Tunable Capacitor




Figure 10 AW5026 Tunable Capacitor Measurement Diagram

APPLICATION INFORMATION

Choice of components

Take Figure 1 for example:

Filter block near PIFA antenna is composed of L6 and C3. These two components can be removed for Dipole antenna. Typical value of L6 is 120 nH and C3 is 22 pF.

Filter block of FM signal is composed of C1 and L1. GSM signal could go through and FM signal will be blocked. GSM antenna π -type matching circuit is composed of C2, L3 and L2, adjustable based on GSM antenna characteristics. Typically C1 is 22 pF and L1 is 120 nH.

Matching circuit of FM signal path is composed of C4, L4, L5 and L7. FM signal could go through and GSM signal will be blocked. Typically L4 is 100 nH, L5 is 68 nH and L7 is 33 nH.

C5 is supply filtering capacitor. C6 ,C10 are DC-blocking capacitor. Both are 47 nF typically.

Only when supporting earphone antenna application, C7 is added with the value of 47 nF.

Tables below show recommended inductor/capacitor type and values.

CHOICE OF INDUCTOR

PART No.	TYP.	Q(min)	Frequency	MFR	SIZE
LQG15HS33NJ02	33nH	8	100MHz	Murata	0402
LQG15HS68NJ02	68nH	8	100MHz		0402
LQG15HSR12J02	120nH	8	100MHz		0402
LQG15HSR10J02	100nH	8	100MHz		0402
SDCL1005C33NJTDF	33nH	8	100MHz	Sunlord	0402
SDCL1005C68NJTDF	68nH	8	100MHz		0402
SDCL1005CR12JTDF	120nH	8	100MHz		0402
SDCL1005CR10JTDF	100nH	8	100MHz		0402

CHOICE OF CAPACITOR

PART No.	TYP.	Voltage	MFR	SIZE
GRM1555C1H220JA01	22pF	25V	Murata	0402
GRM1555C1H390JA01	39pF	25V		0402
GRM155R71C473KA01	47nF	16V		0402

EN Control

AW5026 supports earphone. When baseband detects earphone inserting, GPIO will pull down, cutting off AW5026 to avoid unnecessary power consumption.

When One-Line-Logic is enabled to change the capacitance of tunable capacitor to improve the voltage gain at the input port, based equivalent diagram is shown as figure 11.

In operation frequency band of FM, short antenna can be approximated to series of open induced voltage and equivalent inductor. Therefore, through tuning capacitance value in input port, the voltage gain can be achieved in specified frequency. Meanwhile the receiver performance will be improved.




Figure 11 AW5026 Frequency Tuning Equivalent Schematic

In schematic, the value of tunable capacitor will be derived as following. f_{boost} is FM operation frequency, L_{eqq} is equivalent inductance of input port towards antenna side, which depends on the type and size of short antenna, C_{in} is tunable capacitance of input port.

$$f_{\text{boost}} = \frac{1}{2 * \pi * \sqrt{L_{\text{eqq}} * C_{\text{in}}}} \text{ (Hz)}$$

Figure 12 shows an example of voltage gain influenced by tunable capacitor. Blue and red curves are voltage gain (equal to input voltage / open induced voltage) with maximum and minimum tunable capacitor, respectively. The equivalent inductance of short antenna is 150nH.





Figure 12 Voltage Gain with Different Tunable Capacitor


PACKAGE DESCRIPTION



All Dimensions Are In Millimeters

Figure 13 Package outline


LAND PATTERN DATA




Dimensions are all in millimeters

Figure 14 Land Pattern

TAPE and REEL DESCRIPTION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
178	8.4	1.02	1.22	0.6	2	4	4	8	Q1

Figure 15 Tape and Reel Description

Note:

1. Dimensions are all in millimeters.

REVISION HISTORY

Document ID	Release date	Change notice	Supersedes
AW5026_V1.0	2017-08	Officially Released	-
AW5026_V1.1	2017-08	Change Land Pattern	AW5026_V1.0
AW5026_V1.2	2017-08	Update Typical Characteristics diagram	AW5026_V1.1
AW5026_V1.3	2018-08	Corrected an error in test condition.	AW5026_V1.2

DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.