

适用于成本敏感型系统的HT900x 低功耗、RRIO、1MHz 运算放大器

HT900x 系列包括单通道 (HT9001)、 双通道 (HT9002)、 和四通道 (HT9004) 低电压 (1.8V 至 5.5V) 运算放大器,具有轨至轨输入和输出摆幅能 力。这些运算放大器为空间受限、需要低压运行和高容 性负载驱动的应用 (例如烟雾探测器、可穿戴电子产品 和小型电器)提供了具有成本效益的解决方案。 HT900x 系列的电容负载驱动器具有 500pF 的电容,而电阻式开环输出阻抗使其能够在更高的电容负载下更 轻 松地实现稳定。这些运算放大器专为低工作电压 (1.8V 至 5.5V)而设计,性能规格类似于 HT600x 器 件。

特性

- 可扩展 CMOS 放大器,适用于低成本应用
- 轨至轨输入和输出
- 低输入失调电压: ±0.4mV
- 单位带宽增益积: 1MHz
- 低宽带噪声: 27nV/√Hz
- 低输入偏置电流: 5pA
- 低静态电流: 60µA/通道
- 单位增益稳定
- 内置 RFI 和 EMI 滤波器
- 可在电源电压低至 1.8V 的情况下运行
- 由于具有电阻式开环输出阻抗,因此可在更高的容 性负载下更轻松地实现稳定
- 工作温度范围: 40°C 至 125°C

应用

- 传感器信号调节
- 电源模块
- 有源滤波器
- 低侧电流检测
- 烟雾探测器
- 运动检测器
- 可穿戴设备
- 大型和小型家用电器
- EPOS
- 条形码扫描仪
- 个人电子产品
- HVAC: 暖通空调
- 电机控制:交流感应





Pin Configuration and Functions





表 6-1. Pin Functions: HT9001

| | . P | IN | | | | |
|------|---------|-------|-----|--------|---|--|
| NAME | SOT-23, | SOT23 | QFN | I/O | DESCRIPTION | |
| IN - | 4 | 3 | 2 | I | Inverting input | |
| IN+ | 3 | 1 | 4 | I | Noninverting input | |
| OUT | 1 | 4 | 1 | 0 | Output | |
| V - | 2 | 2 | 3 | I or — | Negative (low) supply or ground (for single-supply operation) | |
| V+ | 5 | 5 | 5 | I | Positive (high) supply | |





表 6-2. Pin Functions: HT9001S

| | PIN | | 1/0 | DESCRIPTION | | |
|------|--------|--------|--------|--|--|--|
| NAME | SOT-23 | SOT-23 | 1/0 | | | |
| IN - | 4 | 3 | Ι | Inverting input | | |
| IN+ | 3 | 1 | Ι | Noninverting input | | |
| OUT | 1 | 4 | 0 | Output | | |
| SHDN | 5 | 5 | Ι | Shutdown: low = amp disabled, high = amp enabled. See \ddagger 8.5 for more information. | | |
| V - | 2 | 2 | I or — | Negative (low) supply or ground (for single-supply operation) | | |
| V+ | 6 | 6 | Ι | Positive (high) supply | | |





表 6-3. Pin Functions: HT9002

| F | PIN | 1/0 | DESCRIPTION | | | |
|-------|-----|--------|---|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | |
| IN1 - | 2 | I | Inverting input, channel 1 | | | |
| IN1+ | 3 | I | Noninverting input, channel 1 | | | |
| IN2 - | 6 | I | Inverting input, channel 2 | | | |
| IN2+ | 5 | I | Noninverting input, channel 2 | | | |
| OUT1 | 1 | 0 | Output, channel 1 | | | |
| OUT2 | 7 | 0 | Output, channel 2 | | | |
| V - | 4 | I or — | Negative (low) supply or ground (for single-supply operation) | | | |



Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|-------------------------------------|------------------------|--------------|--------------|---------------------|------|
| Supply voltage (V+) - | (V -) | | | 7 | V |
| | Voltage ⁽²⁾ | Common-mode | (V -) - 0.5 | (V+) + 0.5 | V |
| Signal input pins | | Differential | | (V+) - (V -) + 0.2 | V |
| | Current ⁽²⁾ | | - 10 | 10 | mA |
| Output short-circuit ⁽³⁾ | | | | Continuous | |
| Operating, T _A | | | - 55 | 150 | °C |
| Junction, T _J | | | | 150 | °C |
| Storage, T _{stg} | | | - 65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

| HT9002S | VALUE | UNIT | | | |
|---------|-------------------------|--|-------|---|--|
| V | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | | V | |
| V(ESD) | Liechostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1500 | v | |
| ALL OTH | HER PACKAGES | | | | |
| V(FOR) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V | |
| V(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-------------------|----------------------|------|-----|------|
| V _S S | upply voltage | 1.8 | 5.5 | V |
| T _A SI | pecified temperature | - 40 | 125 | °C |



7.10 Electrical Characteristics

For V_S = (V+) - (V -) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V), T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{CM} = V_{OUT} = V_S / 2 (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|----------------------|--|--|--------------|--------|------------|------------------|--|
| OFFSET | VOLTAGE | | | | | | |
| | · · · · · · | V _S = 5 V | | ±0.4 | ±1.6 | | |
| V _{OS} | Input offset voltage | $V_{S} = 5 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | | | ±2 | mV | |
| dV _{OS} /dT | V _{OS} vs temperature | $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ | | ±0.6 | | µV/°C | |
| PSRR | Power-supply rejection ratio | $V_{\rm S}$ = 1.8 to 5.5 V, $V_{\rm CM}$ = $$ (V $^-$) | 80 | 105 | | dB | |
| INPUT V | OLTAGE RANGE | | | | | | |
| V _{CM} | Common-mode voltage range | No phase reversal, rail-to-rail input | (V -) - 0.1 | | (V+) + 0.1 | V | |
| | | $V_{S} = 1.8 \text{ V}, (V -) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | | 86 | | | |
| | | $V_{S} = 5.5 \text{ V}, (V -) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | | 95 | | | |
| CMRR | Common-mode rejection ratio | $V_{S} = 5.5 \text{ V}, (V -) - 0.1 \text{ V} < V_{CM} < (V+) + 0.1 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | 63 | 77 | | dB | |
| | | $V_{S} = 1.8 \text{ V}, (V -) - 0.1 \text{ V} < V_{CM} < (V+) + 0.1 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | | 68 | | | |
| INPUT B | IAS CURRENT | | | | | | |
| IB | Input bias current | V _S = 5 V | | ±5 | | pА | |
| I _{OS} | Input offset current | | | ±2 | | pА | |
| NOISE | | | | | | | |
| En | Input voltage noise (peak-to- peak) | f = 0.1 Hz to 10 Hz, V _S = 5 V | | 4.7 | | μV _{PP} | |
| | | $f = 1 \text{ kHz}, \text{ V}_{\text{S}} = 5 \text{ V}$ | | 30 | | | |
| en | Input voltage noise density | f = 10 kHz, V _S = 5 V | | 27 | | nV/√ Hz | |
| in | Input current noise density | $f = 1 \text{ kHz}, \text{ V}_{\text{S}} = 5 \text{ V}$ | | 23 | | fA/√ Hz | |
| INPUT C | APACITANCE | | | | | | |
| C _{ID} | Differential | | | 1.5 | | pF | |
| C _{IC} | Common-mode | | | 5 | | pF | |
| OPEN-L | DOP GAIN | | | | | | |
| | | | 104 | 117 | | | |
| • | | | | 100 | | dD | |
| A _{OL} | Open-loop voltage gain | | | 115 | | uв | |
| | | | | 130 | | | |
| FREQUE | NCY RESPONSE | | | | | | |
| GBW | Gain-bandwidth product | V _S = 5 V | | 1 | | MHz | |
| Φm | Phase margin | V _S = 5.5 V, G = 1 | | 78 | | 0 | |
| SR | Slew rate | V _S = 5 V | | 2 | | V/µs | |
| te | Settling time | To 0.1%, $V_S = 5 V$, 2-V step, G = +1, $C_L = 100 \text{ pF}$ | | 2.5 | | us | |
| •5 | | To 0.01%, $V_S = 5 V$, 2-V step, G = +1, C _L = 100 pF | | 3 | | μs | |
| t _{OR} | Overload recovery time | $V_S = 5 V, V_{IN} \times gain > V_S$ | | 0.85 | | μs | |
| THD+N | Total harmonic distortion + noise | $V_S = 5.5 \text{ V}, V_{CM} = 2.5 \text{ V}, V_O = 1 \text{ V}_{RMS}, G = +1, f = 1 \text{ kHz}, 80\text{-kHz}$ measurement BW | | 0.004% | | | |
| OUTPUT | • | | | | | | |
| Vo | Voltage output swing from | $V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k} \Omega$ | | 10 | 20 | mV | |
| Ŭ | supply rails | $V_{S} = 5.5 V, R_{L} = 2 k \Omega$ | | 35 | 55 | | |
| I _{SC} | Short-circuit current | V _S = 5.5 V | | ±40 | | mA | |



7.10 Electrical Characteristics (continued)

For $V_S = (V_+) - (V_-) = 1.8 \text{ V}$ to 5.5 V (±0.9 V to ±2.75 V), $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{CM} = V_{OUT} = \frac{V_S / 2}{V_S / 2}$ (unless otherwise noted)

| | PARAMETER | TEST CONDI | MIN | TYP | MAX | UNIT | |
|--|---|--|--|------------|--------------|--------------|-------|
| POWER | SUPPLY | | | | | | |
| Vs | Specified voltage range | | | 1.8 (±0.9) | | 5.5 (±2.75) | V |
| | | HT9002, HT9002S HT9004, HT9004S I ₀ = 0 mA, V _S = 5.5 V | | | 60 | 75 | |
| lQ | Quiescent current per amplifier | HT9001, HT9001S | $I_0 = 0 \text{ mA}, V_S = 5.5 \text{ V}$ | | 60 | 77 | μΑ |
| | | $I_0 = 0 \text{ mA}, V_S = 5.5 \text{ V}, T_A = -40^{\circ}$ | °C to 125°C | | | 85 | |
| SHUTDO |)WN ⁽¹⁾ | <u></u> | | L | | | |
| IQSD | Quiescent current per amplifier | V_{S} = 1.8 V to 5.5 V, all amplifiers | disabled, SHDN = V _S $^-$ | | 0.5 | 1.5 | μA |
| Z _{SHDN} | Output impedance during shutdown | V_{S} = 1.8 V to 5.5 V, amplifier disa | V_{S} = 1.8 V to 5.5 V, amplifier disabled | | 10 2 | | GΩ∥pF |
| | High level voltage shutdown threshold (amplifier enabled) | $V_{\rm S}$ = 1.8 V to 5.5 V | V _S = 1.8 V to 5.5 V | | (V -) + 0.9 | (V -) + 1.1 | V |
| | Low level voltage shutdown threshold (amplifier disabled) | $V_{\rm S}$ = 1.8 V to 5.5 V | V _S = 1.8 V to 5.5 V | | √-)+0.7 V | | V |
| | Amplifier enable time (full shutdown) | time (full $V_S = 1.8 \text{ V to } 5.5 \text{ V}$, full shutdown; G = 1, $V_{OUT} = 0.9 \times V_S / 2$, R _L connected to V - | | | 70 | | |
| Amplifier enable time (partial shutdown) | | $V_S = 1.8$ V to 5.5 V, partial shutde $V_{OUT} = 0.9 \times V_S / 2$, R _L connected | | 50 | | μs | |
| t _{OFF} | Amplifier disable time | V_S = 1.8 V to 5.5 V, G = 1, V_{OUT} = R _L connected to V - | | 4 | | μs | |
| | SHDN pin input bias current | V_{S} = 1.8 V to 5.5 V, V+ $\geq~$ SHDN | V ≥ (V+) - 0.8 V | 40 | | | |
| (per pin) | | V_{S} = 1.8 V to 5.5 V, V $^{-}~\leqslant~$ SHD | | 150 | | ΠA | |

(1) Specified by design and characterization; not production tested.





7.11 Typical Characteristics





7.11 Typical Characteristics (continued)





7.11 Typical Characteristics (continued)













at $T_A = 25^{\circ}$ C, V+ = 2.75 V, V - = -2.75 V, R_L = 10 k Ω connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$ (unless otherwise noted)







8 Detailed Description

8.1 Overview

The HT900x is a family of low-power, rail-to-rail input and output op amps. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the HT900x family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them suitable for driving sampling analog-to-digital converters (ADCs).

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Operating Voltage

The HT900x family of op amps are for operation from 1.8 V to 5.5 V. In addition, many specifications such as input offset voltage, quiescent current, offset current, and short circuit current apply from -40° C to 125° C. Parameters that vary significantly with operating voltages or temperature are shown in $\ddagger 7.11$.

8.3.2 Rail-to-Rail Input

The input common-mode voltage range of the HT900x family extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in $\ddagger 8.2$. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.4 V to 100 mV above the positive supply, whereas the P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 1.4 V. There is a small transition region, typically (V+) - 1.2 V to (V+) - 1 V, in which both pairs are on. This 100-mV transition region can vary up to 100 mV with process variation. Thus, the transition region (with both stages on) can range from (V+) - 1.4 V to (V+) - 1.2 V on the low end, and up to (V+) - 1 V to (V+) - 0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

8.3.3 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the HT900x family delivers a robust output drive capability. A class-AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 20 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

8.3.4 EMI Rejection

The HT900x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the HT900x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 8 8-1 shows the results of this testing on the HT900x.





| 表 | 8-1. HT900x | EMIRR | IN+ | For | Frequencies | of Interest |
|---|-------------|-------|-----|-----|-------------|-------------|
|---|-------------|-------|-----|-----|-------------|-------------|

| FREQUENCY | APPLICATION OR ALLOCATION | EMIRR IN+ |
|-----------|---|-----------|
| 400 MHz | Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications | 59.5 dB |
| 900 MHz | Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications | 68.9 dB |
| 1.8 GHz | GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz) | 77.8 dB |
| 2.4 GHz | 802.11b, 802.11g, 802.11n, Bluetooth [®] , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz) | 78.0 dB |
| 3.6 GHz | Radiolocation, aero communication and navigation, satellite, mobile, S-band | 88.8 dB |

8.4 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the HT900x family is approximately 850 ns.

8.5 Shutdown

The HT9001S, HT9002S, and HT9004S devices feature SHDN pins that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes less than 1 μ A. The SHDN pins are active low, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic low.

The SHDN pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 620 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V - and V - + 0.2 V. A valid logic high is defined as a voltage between V - + 1.2 V and V+. The shutdown pin circuitry includes a pull-up resistor, which will inherently pull the voltage of the pin to the positive supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or driven to a valid logic high. To disable the amplifier, the SHDN pins must be driven to a valid logic low. While we highly recommend that the shutdown pin be connected to a valid high or a low voltage or driven, we have included a pull-up resistor connected to VCC. The maximum voltage allowed at the SHDN pins is (V+) + 0.5 V. Exceeding this voltage level will damage the device.

The SHDN pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 70 µs for full shutdown of all channels; disable time is 4 µs. When disabled, the output assumes a high-impedance state. This architecture allows the HT9002S and HT9004S to operate as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-k Ω load to midsupply (V_S / 2) is required. If using the HT9001S, HT9002S, or HT9004S without a load, the resulting turnoff time significantly increases.

8.6 Device Functional Modes

The HT900x family has a single functional mode. The devices are powered on as long as the power-supply voltage is between 1.8 V (\pm 0.9 V) and 5.5 V (\pm 2.75 V).



9.1 Application Information

The HT900x family of low-power, rail-to-rail input and output operational amplifiers is specifically designed for portable applications. The devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving less than or equal to 10- k Ω loads connected to any point between V+ and V - . The input common-mode voltage range includes both rails, and allows the HT900x devices to be used in any single-supply application.

9.2 Typical Application

9.2.1 HT900x Low-Side, Current Sensing Application

图 9-1 shows the HT900x configured in a low-side current sensing application.



图 9-1. HT900x in a Low-Side, Current-Sensing Application





9.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

9.2.1.2 Detailed Design Procedure

The transfer function of the circuit in 图 9-1 is given in 方程式 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$

(1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is shown using $\overline{\beta}$ 程式 2.

$$R_{SHUNT} \frac{V_{SHUNT_MAX}}{I_{LOAD MAX}} \frac{100 \text{mV}}{-14} 100 \text{mO}$$
(2)

Using 方 程 式 2, R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the HT900x to produce an output voltage of approximately 0 V to 4.9 V. The gain needed by the HT900x to produce the necessary output voltage is calculated using 方程式 3.

$$Gain = \frac{\begin{pmatrix} V_{OUT_MAX} & V_{OUT_MIN} \end{pmatrix}}{\begin{pmatrix} V_{IN MAX} & V_{IN MIN} \end{pmatrix}}$$
(3)

Using $\hat{7}$ 程式 3, the required gain is calculated to be 49 V/V, which is set with resistors R_F and R_G. $\hat{7}$ 程式 4 sizes the resistors R_F and R_G, to set the gain of the HT900x to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Selecting R_F as 57.6 k Ω and R_G as 1.2 k Ω provides a combination that equals 49 V/V. 🕅 9-2 shows the measured transfer function of the circuit shown in 🕅 9-1. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system, you must choose an impedance that is ideal for your system parameters.



9.2.1.3 Application Curve



图 9-2. Low-Side, Current-Sense Transfer Function

9.2.2 Single-Supply Photodiode Amplifier

Photodiodes are used in many applications to convert light signals to electrical signals. The current through the photodiode is proportional to the photon energy absorbed, and is commonly in the range of a few hundred picoamps to a few tens of microamps. An amplifier in a transimpedance configuration is typically used to convert the low-level photodiode current to a voltage signal for processing in an MCU. The circuit shown in 🕅 9-3 is an example of a single-supply photodiode amplifier circuit using the HT9002.



图 9-3. Single-Supply Photodiode Amplifier Circuit





9.2.2.1 Design Requirements

The design requirements for this design are:

- Supply voltage: 3.3 V
- Input: 0 μA to 10 μA
- Output: 0.1 V to 3.2 V
- · Bandwidth: 50 kHz

9.2.2.2 Detailed Design Procedure

The transfer function between the output voltage (V_{OUT}), the input current, (I_{IN}) and the reference voltage (V_{REF}) is defined in 方程式 5.

$$V_{OUT} = I_{IN} \times R_F + V_{REF}$$
(5)

Where:

· /

$$\frac{V}{REF} = V_{+} \times \frac{R_{1} \times R_{2}}{R_{+} R_{-}}$$

$$(6)$$

Set V_{REF} to 100 mV to meet the minimum output voltage level by setting R1 and R2 to meet the required ratio calculated in 方程式 7.

$$\frac{V_{\text{REF}}}{V_{+}} = \frac{0.1 \text{ V}}{3.3 \text{ V}} = 0.0303$$
⁽⁷⁾

The closest resistor ratio to meet this ratio sets R1 to 11.5 k Ω $\,$ and R2 to 357 $\,\Omega$.

The required feedback resistance can be calculated based on the input current and desired output voltage.

$$R_{F} = \frac{V_{OUT} - V_{REF}}{I_{IN}} = \frac{3.2 \text{ V } 0.1 \text{ V}}{10 \ \mu\text{A}} = 310 \frac{\text{kV}}{\text{A}} \text{ (B)}$$

Calculate the value for the feedback capacitor based on R_F and the desired – 3-dB bandwidth, (f - $_{3dB}$) using \bar{f} 程式 9.

$$C_{F} = \frac{1}{2 \times \pi \times R_{F} \times f_{3dB}} = \frac{1}{2 \times \pi \times 309 \text{ kv} \times 50 \text{ kHz}} = 10.3 \text{ pF} \text{ (II 0 pF)}$$
(9)

The minimum op amp bandwidth required for this application is based on the value of R_F, C_F, and the capacitance on the INx - pin of the HT9002 which is equal to the sum of the photodiode shunt capacitance, (CPD) the common-mode input capacitance, (CCM) and the differential input capacitance (CD) as 方程式 10 shows.

$$C_{IN} = C_{PD} + C_{CM} + C_D = 47 \text{ pF} + 5 \text{ pF} + 1 \text{ pF} = 53 \text{ pF}$$
(10)

The minimum op amp bandwidth is calculated in 方程式 11.

$$f_{=BGW} > \frac{C_{IN} + C_{F}}{2 \times \pi \times R \times C^{2}} > 324 \text{ kHz}$$

$$F_{F} = F \qquad (11)$$

The 1-MHz bandwidth of the HT900x meets the minimum bandwidth requirement and remains stable in this application configuration.





The measured current-to-voltage transfer function for the photodiode amplifier circuit is shown in 39-4. The measured performance of the photodiode amplifier circuit is shown in 39-5.



10 Power Supply Recommendations

The HT900x family is specified for operation from 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V); many specifications apply from - 40°C to 125°C. \ddagger 7.11 presents parameters that may exhibit significant variance with regard to operating voltage or temperature.

| CAUTION |
|--|
| Supply voltages larger than 6 V may permanently damage the device; see \ddagger 7.1. |

Place 0.1- μ F bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see \ddagger 11.1.

10.1 Input and ESD Protection

The HT900x family incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA. ⊠ 10-1 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.



图 10-1. Input Current Protection



11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power connections of the board and propagate to the
 power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing a lowimpedance path to ground.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as
 opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in 🛽 11-2. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly reduce leakage currents from nearby traces that are at different potentials.
- · Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

11.2 Layout Example



图 11-1. Schematic Representation



图 11-2. Layout Example





SOP8



SOP14





MSOP8



SOT23-8L



