1.5A Ultra-small Load Switch with Slew Rate Control

FEATURES

awinic

- Integrated P-channel MOSFET load switch
- Input voltage: 1.2V to 5.5V
- 1.5A maximum continuous switch current
- Switch on-resistance(typ.): Rdson=52mΩ at VIN=5.5V Rdson=58mΩ at VIN=4.2V Rdson=66mΩ at VIN=3.3V Rdson=80mΩ at VIN=2.5V Rdson=110mΩ at VIN=1.8V Rdson=222mΩ at VIN=1.2V
- Controlled slew rate to limit inrush currents
- Internal EN Pull-Down Resistor on AW35122
- Quick output discharge
- FCDFN 1mm×1mm×0.55mm-4L package

APPLICATIONS

- Smartphones and Tablets
- Portable Devices
- Wearables

TYPICAL APPLICATION CIRCUITS

GENERAL DESCRIPTION

The AW3512/AW35122 is a load switch with output slew rate control. The device integrates a $66m\Omega$ (typ.) P-channel MOSFET, which can operate over a wide input range of 1.2V to 5.5V.

The AW3512/AW35122 features output slew rate control, limiting inrush currents during turn-on to protect downstream devices.

DEVICE COMPARISON TABLE

Part Number	AW3512	AW35122
Top Mark	SV	UJ
EN Pull Down Resistor	NO	7.1MΩ






Figure 1 Typical Application circuit of AW3512/AW35122

All trademarks are the property of their respective owners.

PIN CONFIGURATION AND TOP MARK






PIN DEFINITION

2	Pin	Name	Description			
	A1	OUT	Switch output			
	A2	IN	Switch input and power supply			
	B1	GND	Device ground			
	B2	EN	Switch control input, active high, do not leave floating. AW3512.			
	B2	EN	Switch control input, active high, internal 7.1M Ω pull down resistor. AW35122			

www.awinic.com.cn



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS(NOTE1)

PARAMETER	PARAMETERS					
Supply Voltage Rar	Supply Voltage Range V _{IN}					
Input Voltage Range	EN	-0.3V to 6V				
Output Voltage Range	OUT	-0.3V to 6V				
Maximum Continuous Switch Curre	ent for VIN $\geq 2V^{(NOTE 2)}$	1.5A				
Maximum Peak Switch Current fo	or VIN $\geq 2.5V^{(NOTE 3)}$	2A				
Junction-to-ambient Thermal Re	esistance $\theta_{JA}^{(NOTE 4)}$	166°C/W				
Operating Free-air Tempe	-40°C to 85°C					
Maximum Junction Tempe	150°C					
Storage Temperatu	-65°C to 150°C					
Lead Temperature (Solderin	260°C					
	ESD					
HBM (Human Body Mo	±2kV					
CDM(Charged Device M	±1.5kV					
MM(Machine Model	±200V					
	Latch-Up					
Latch-Up (NOTE	+IT:200mA					
· · · ·		-IT:-200mA				

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: Limited by thermal design.

NOTE3: Limited by thermal design, and tested in 10ms width pulse current.

NOTE4: Thermal resistance from junction to ambient is highly dependent on PCB layout.

NOTE5: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test method: ESDA/JEDEC JS-001-2017.

NOTE6: All pins. Test Condition: ESDA/JEDEC JS-002-2014.

NOTE7: All pins. Test Condition: JESD22-A115C.

NOTE8: Test Condition: JESD78E.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vin	Input Voltage	1.2		5.5	V
V _{EN}	EN Voltage	0		5.5	V
Vout	Output Voltage	0		Vin	V
CIN	Input capacitance	0.1	1		μF
Соит	Output load capacitance	0.1	1		μF

ELECTRICAL CHARACTERISTICS


 $T_A = -40^{\circ}C$ to 85°C unless otherwise noted. Typical values are guaranteed for $V_{IN} = 5V$, $C_{IN} = 1\mu$ F, $I_{IN} \le 1.5A$ and $T_A = 25^{\circ}C$.


PARAMETER		TEST CONDITION			ТҮР	МАХ	UNIT
	CURRENTS						
		V _{IN} =3.3V, V _{EN} =3.3V,I _{OUT} =0A, T _A =25°C			2	12	nA
	Input quiescent	VIN=3.3V, VEN=3.3V, IOUT=0A, TA	=85°C		9		nA
lα	current	V _{IN} =5.5V, V _{EN} =5.5V,I _{OUT} =0A, TA	=25°C		15	25	nA
		VIN=5.5V, VEN=5.5V, IOUT=0A, TA	=85°C		10		nA
		VIN=1.2V, VEN=0V, TA=25°C			2		nA
		VIN=1.8V, VEN=0V, TA=25°C			2		nA
		VIN=3.3V, VEN=0V, TA=25°C			6	44	nA
	Shutdown	VIN=4.0V, VEN=0V, TA=25°C			16		nA
Isd	current from IN	VIN=4.5V, VEN=0V, TA=25°C			28		nA
	to GND	VIN=5.0V, VEN=0V, TA=25°C			60	970	nA
		VIN=5.0V, VEN=0V, TA=55°C			90		nA
		V _{IN} =5.0V, V _{EN} =0V, T _A =85°C			350		nA
		V _{IN} =5.5V, V _{EN} =0V, TA=25°C			139		nA
l	EN pin leakage current	VIN=0V, VEN=5.0V	AW3512			0.5	μA
ILEAKEN			AW35122			1.5	μA
Ren	EN pin pull down resistor	V_{EN} =5.0V, only for AW35122			7.1		MΩ
POWER	SWITCH						
		VIN=5.5V, VEN=high, IOUT=200mA, TA=25°C			52		
		VIN=4.2V, VEN=high, IOUT=200mA, TA=25°C			58		mΩ
Rdson	Internal switch MOSFET on-	VIN=3.3V, VEN=high, IOUT=200mA, TA=25°C			66		
Ndson	state resistance	VIN=3.0V, VEN=high, IOUT=200mA, TA=25°C			70	120	
		VIN=1.8V, VEN=high, IOUT=200mA, TA=25°C			110		
	VIN=1.2V, VEN=high, IOUT=200mA, TA=25°C			222			
Rdis	Output discharge	V _{IN} =3.3V, V _{EN} =Iow, T _A =25°C	AW3512		276	300	- Ω
	resistance	V IIN-0.0 V, V EIN-10 W, T A-20 C	AW35122	50	75	100	32
t _R	Output rise time	V_{IN} =3.6V, C_{OUT} =1 μ F, R_{OUT} =30 Ω			165		μS
te	Output fall time		AW3512		60		
tF	Output fall time	VIN=3.6V, Cout=1μF, Rout=30Ω	AW35122		42		μS




PA	RAMETER	TEST CONDITION		MIN	ТҮР	MAX	UNIT
ton	Switch turn on time	V _{IN} =3.6V, Cout=1μF, Rout=30Ω			238		μs
4	Switch turn off	Vin=3.6V, Cout=1μF,	AW3512		17		
toff	time	R _{OUT} =30Ω	AW35122		12		μS
ten	Enable time	V _{IN} =3.6V, C _{OUT} =1μF, R _{OUT} =30Ω	·		130		μs
VIH	EN input high threshold level			1.2			V
VIL	EN input low threshold level					0.5	V

TIMING DIAGRAM






TYPICAL CHARACTERISTICS



Ambient temperature is 25°C, $C_{IN} = C_{OUT} = 1\mu F$, unless otherwise noted.


awinic 上海艾为电子技术股份有限公司 shanghai awinic technology could shanghai awinic technology co., ltd.

AW3512, AW35122 July 2019 V1.0





上海艾为电子技术股份有限公司 shanghai awinic technology co., ltd.



DETAILED FUNCTIONAL DESCRIPTION

The AW3512/AW35122 integrates a high side P channel MOSFET load switch, and provides a low onresistance for a low voltage drop across the device. A controlled slew rate is used in applications to limit the inrush current. The part can be turned on, with a supply voltage from 1.2V to 5.5V.

TURN ON/OFF CONTROL

Enable pin is an active high. The device is opened when EN pin is tied low (disable) or pulled down by internal 7.1M Ω resistor(AW35122), forcing PMOS switch off. The IN/OUT path is activated with a minimum of Vin of 1.2V and EN forced to high level.

EN	IN to OUT	OUT to GND
Low	OFF	ON
High	ON	OFF

Table 1. Functional Table

SLEW RATE CONTROL

When the switch is enabled, the device regulates the gate voltage of MOSFET, and controls the V_{OUT} slew rate during t_R to avoid a large input inrush current. The feature reduces the interference to the power supply.

QUICK OUTPUT DISCHARGE

The AW3512/AW35122 includes the Quick Output Discharge (QOD) feature, in order to discharge the application capacitor connected on OUT pin. When EN pin is set to low level (disable state), a discharge resistance with a typical value of $276\Omega(AW35122:75\Omega)$ is connected between the output and ground, pull down the output and prevent it from floating when the device is disabled.

APPLICATION INFORMATION

POWER SUPPLY RECOMMENDATIONS

The device is designed to operate with a V_{IN} range of 1.2V to 5.5V. This supply must be well regulated and placed as close to the device terminals as possible. It must also be able to withstand all transient and load currents, using a recommended input capacitance of 1μ F if necessary. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10μ F may be sufficient.

MANAGING INRUSH CURRENT

When the switch is enabled, the output capacitors must be charged up from 0V to V_{IN}. A input inrush current will appear. The Inrush current can be calculated using Equation 1:

$$\text{Iinrush} = \text{Cour} \frac{\text{dVour}}{\text{dt}}$$
(1)

where:

- C_{OUT} = Output capacitance
- $Dv_{OUT} = Output voltage, equals to V_{IN}$
- dt = Rise time t_R .

The AW3512/AW35122 offers a controlled slew rate for minimizing inrush current.

POWER DISSIPATION

The power dissipation produced by the power MOSFET Rdson in ON-state can be calculated with the following equation:

$$PD = Rdson \times (IOUT)^2$$
⁽²⁾

Where:

- P_D = Power dissipation (W)
- Rdson = Power MOSFET on resistance (Ω)

Т

• IOUT = Output current (A)

THERMAL CONSIDERATIONS

Main contributor in term of junction temperature $T_J(max)$ is the power dissipation, and $T_J(max)$ should be restricted to 125°C under ON-state. Junction temperature is directly proportional to power dissipation in the device, it can be calculated by the following equation:

$$J = TA + R\theta JA \times PD$$

(3)

where:

- TJ = Junction temperature of the device
- T_A = Ambient temperature
- PD = Power dissipation of the device
- Reja = Junction to ambient thermal resistance. This parameter is highly dependent on board layout.

PCB LAYOUT CONSIDERATION

AW3512/AW35122 is a low ON-Resistance load switch, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

1. All the peripherals should be placed as close to the device as possible. Place the input capacitor C_{IN} on the top layer (same layer as the AW3512/AW35122) and close to IN pin, and place the output capacitor C_{OUT} on the top layer (same layer as the AW3512/AW35122) and close to OUT pin.

2. The AW3512/AW35122 integrate an up to 1.5A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R\theta_{JA}$ of the package can be decreased, allowing higher power dissipation. Red bold paths on Figure 18 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.

3. Use rounded corners on the power trace from the power supply connector to AW3512/AW35122 to decrease EMI coupling.






Figure 20 PCB layout example

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




DIMENSIONS AND PIN1 ORIENTATION

D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
178	8.4	1.16	1.16	0.74	2	2	4	8	Q1

All dimensions are nominal




PACKAGE DESCRIPTION



AW3512FDR PACKAGE DESCRIPTION


awinic



AW35122FDR PACKAGE DESCRIPTION



LAND PATTERN DATA





REVISION HISTORY

Version	Date	Change Record	
V1.0	July 2019	Datasheet V1.0 Released	

awinic

DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.