Over-Voltage Protection Load Switch with Surge Protection

Features

- Surge protection
 - > IEC 61000-4-5: ±100V
- Integrated low R_{dson} nFET switch: typical 13mΩ
- 6A continuous current capability
- Default Over-Voltage Protection (OVP) threshold
 - > AW32405: 6.8V
- OVP threshold adjustable range: 4V to 20V
- Input system ESD protection
 - ➤ IEC 61000-4-2 Contact discharge: ±8kV
 - IEC 61000-4-2 Air gap discharge: ±15kV
- Input maximum voltage rating: 35V_{DC}
- Fast turn-off response: typical 50ns
- Over-Temperature Protection (OTP)
- Under-Voltage Lockout (UVLO)
- WLCSP 1.215×1.775-12B package

Applications

- Smartphones
- Tablets
- Charging Ports

General Description

The AW32405 OVP load switch features surge protection, an internal clamp circuit protects the device from surge voltages up to ±100V.

The AW32405 features an ultra-low $13m\Omega$ (typ.) R_{dson} nFET load switch. When input voltage exceeds the OVP threshold, the switch is turned off very fast to prevent damage to the protected downstream devices. The IN pin is capable of withstanding fault voltages up to $35V_{DC}$.

The default OVP threshold is 6.8V, the OVP threshold can be adjusted from 4V to 20V through external OVLO pin.

The device features an open-drain output \overline{ACOK} , when $V_{IN_UVLO} < V_{IN} < V_{IN_OVLO}$ and the switch is on, \overline{ACOK} will be driven low to indicate a good power input, otherwise it is high impedance.

This device features over-temperature protection that prevents itself from thermal damaging.

Typical Application Circuit




Figure 1 AW32405 typical application circuit

 R_1 and R_2 are used for OVP threshold adjustment, to use default OVP threshold, connect OVLO to ground. All the trademarks mentioned in the document are the property of their owners.

Pin Configuration and Top Mark




Figure 2 Pin Configuration and Top Mark

Pin Definition

Pin	Name	Description
A1	ĒΝ	Enable pin, active low
B1	ACOK	Power good flag, active-low, open-drain output. When V _{IN_UVLO} < V _{IN} < V _{IN_OVLO} , ACOK is pulled low, otherwise it's hi-Z state
C1	OVLO	OVP threshold adjustment pin
C2, C3, B3	IN	Switch input and device power supply
A2, A3, B2	OUT	Switch output
A4, B4, C4	GND	Device ground

Functional Block Diagram




Figure 3 Functional Bl Dia m



Typical Application Circuits




Figure 4 AW32405 typical application circuit(using default OVP threshold)




Figure 5 AW32405 typical application circuit(using external OVP threshold)

Notice for Typical Application Circuits:

- 1. If VBUS is required to pass surge voltage greater than 100V, external TVS is needed, the maximum clamping voltage of the TVS should be below 35V.
- 2. When the default OVP threshold is used, connect OVLO pin to GND directly or through a 0Ω resistor. OVLO pin cannot be left floating.
- 3. If R₁ and R₂ are used to adjust the OVP threshold, it is better to use 1% precision resistors to improve the OVP threshold precision.
- 4. If ACOK is not used, it can be left floating, or short to GND.
- 5. $C_{IN} = 0.1 \mu F$ is recommended for typical application, larger C_{IN} is also acceptable. The rated voltage of C_{IN} should be larger than the TVS maximum clamping voltage, if no TVS is applied and only AW32405 is used, the rated voltage of C_{IN} should be 50V.
- 6. C_{OUT} = 1μF is recommended for typical application, larger C_{OUT} is also acceptable. The rated voltage of C_{OUT} should be larger than the OVP threshold. For example, if the OVP threshold is 6.8V, the rated voltage of C_{OUT} should be 10V or higher.

Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW32405CSR	-40°C ~ 85°C	WLCSP 1.215×1.775 -12B	4VUM	MSL1	ROHS+HF	3000 units/ Tape and Reel

Absolute Maximum Ratings (NOTE 1)

Symbol	Parameter	Condition	Min.	Max.	Unit
Vin	Input voltage		-0.3	35	V
Vout	Output voltage		-0.3	See(NOTE 2)	V
Vovlo	OVLO voltage		-0.3	6	V
V _{ACOK}	ACOK voltage		-0.3	6	V
$V_{\overline{EN}}$	EN voltage		-0.3	6	V
Isw	Continuous current of switch IN-OUT(NOTE 3)	Continuous current on IN and OUT pin		6	Α
IPEAK	Peak current	Peak input and output current on IN and OUT pin(10ms pulse width)		9	А
I _{DIODE}	Continuous diode current	Continuous forward current through the nFET body diode		1.5	А
TA	Ambient temperature		-40	85	°C
TJ	Junction temperature		-40	150	°C
T _{STG}	Storage temperature		-65	150	°C
T _{LEAD}	Soldering temperature	At leads, 10 seconds		260	°C
Surge	Input surge protection	IEC61000-4-5 test with 2Ω equivalent series resistance	-100	+100	V

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: 29V or V_{IN} +0.3V, whichever is smaller.

NOTE3: Limited by thermal design.

Thermal Information

Symbol	Parameter	Condition	Value	Unit
R _θ JA	Thermal resistance from junction to ambient (NOTE 1)	In free air	88	°C/W

NOTE1: Thermal resistance from junction to ambient is highly dependent on PCB layout.

ESD and Latch-up Ratings

Symbol	Parameter	Condition	Value	Unit
	IEC61000-4-2 system ESD on	Contact discharge	±8	kV
V	IN pin	Air gap discharge	±15	kV
V _{ESD}	Human Body Model	ESDA/JEDEC JS-001-2017	±2	kV
	Charged Device Model	ESDA/JEDEC JS-002-2014	±1.5	kV
I _{Latch-up}	Latch-up	JESD78E	±200	mA

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IN}	Input DC voltage	3		28	V
CIN	Input capacitance		0.1		μF
Соит	Output load capacitance		1	100	μF

Electrical Characteristics

 T_A = -40°C to 85°C unless otherwise noted. Typical values are guaranteed for V_{IN} = 5V, C_{IN} = 0.1 μ F, I_{IN} ≤ 4.5A and T_A = 25°C.

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units	
VIN_CLAMP	Input clamp voltage	I _{IN} = 10mA, T _A = 25°C		36.2		V	
R _{dson}	Switch on resistance	V _{IN} = 5V, I _{OUT} = 1A, T _A = 25°C		13	20	mΩ	
lα	Input quiescent current	V _{IN} = 5V, V _{OVLO} = 0V,I _{OUT} = 0A		70	140	μΑ	
I _{IN_OVLO}	Input current at over- voltage condition	V _{IN} = 5V, V _{OVLO} = 3V,V _{OUT} = 0V		68	140	μΑ	
V _{OVLO_} TH	OVLO set threshold		1.16	1.20	1.24	V	
Vovlo_rng	OVP threshold adjustable range		4		20	V	
V	External OVLO select	OVLO rising	0.19	0.26	0.33	V	
V _{OVLO_SEL}	threshold	Hysteresis		0.06		V	
lovlo	OVLO pin leakage current	Vovlo = Vovlo_th	-0.2		0.2	μΑ	
Protection		70					
Vin ovlo	OVD trip lovel	V _{IN} rising	6.66	6.80	6.94	V	
VIN_OVLO	OVP trip level	Hysteresis		0.14		V	
V	LIV/I O trip lovel	V _{IN} rising		2.9	3.0	- V	
V _{IN_UVLO}	UVLO trip level	Hysteresis		0.1			
T _{SDN}	Shutdown temperature			140		°C	
Tsdn_Hys	Shutdown temperature hysteresis			20		°C	

Electrical Characteristics (continued)

 T_A = -40°C to 85°C unless otherwise noted. Typical values are guaranteed for V_{IN} = 5V, C_{IN} = 0.1 μ F, I_{IN} ≤ 4.5A and T_A = 25°C.

Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units			
Digital Logic	Digital Logical Interface								
VoL	ACOK output low voltage	Isink = 1mA			0.4	V			
I _{LEAK_ACOK}	ACOK leakage current	V _{IO} = 5V, ACOK de-asserted	-0.5		0.5	μA			
ViH	EN input high voltage		1.2			V			
V _{IL}	EN input low voltage				0.5	V			
I _{LEAK_EN}	EN leakage current	$V_{\overline{EN}} = 5V$	0		2	μA			
Timing Char	racteristics (Figure 6)								
t _{DEB}	Debounce time	From V _{IN} > V _{IN_UVLO} to 10% V _{OUT}		15		ms			
t _{START}	Start-up time	From V _{IN} > V _{IN_UVLO} to ACOK low		30		ms			
t _{ON}	Switch turn-on time	$R_L = 100\Omega$, $C_L = 22\mu$ F, V_{OUT} from 10% V_{IN} to 90% V_{IN}		1		ms			
t _{OFF}	Switch turn-off time	$C_L = 0\mu F$, $R_L = 100\Omega$, $V_{IN} > V_{IN_OVLO}$ to V_{OUT} stop rising, V_{IN} rise at $10V/\mu s$		50		ns			

Timing Diagram




Figure 6 Timing Diagram

Typical Characteristics

 V_{IN} = 5V, $V_{\overline{FN}}$ = 0V, V_{OVLO} = 0V, C_{IN} = 0.1 μ F, C_{OUT} = 1 μ F, and T_A = 25°C unless otherwise specified.




Figure 7 R_{dson} vs. Output Current




Figure 8 R_{dson} vs. Temp. ($I_{OUT} = 1A$)




Figure 9 R_{dson} vs. Input Voltage ($I_{OUT} = 1A$)




Figure 10 Input Supply Current vs. Supply Voltage




Figure 11 Internal OVP Threshold vs. Temp.




Figure 12 OVLO set threshold vs. Temp.

Typical Characteristics (continued)

 $V_{IN}=5V,\ V_{\overline{EN}}\ =0V,\ V_{OVLO}=0V,\ C_{IN}=0.1\mu F,\ C_{OUT}=1\mu F,\ and\ T_A=25^{\circ}C\ unless\ otherwise\ specified.$




Figure 13 Power-up ($C_{OUT} = 1\mu F$, 100mA load).

Figure 14 OVP Response

Detailed Functional Description

Device Operation

If the AW32405 is enabled and the input voltage is between UVLO and OVP threshold, the internal charge pump begins to work after 15ms debounce time, the gate of the nFET switch will be slowly charged high till the switch is fully on. The OVP switch features an ultra-low $13m\Omega$ (typ.) on-resistance MOSFET and protects low-voltage system against voltage faults up to $35V_{DC}$. If the input voltage exceeds the OVP trip level, the switch will be turned off in about 50ns.

Surge Protection

The AW32405 integrates a clamp circuit to suppress input surge voltage. For surge voltages between V_{IN_OVLO} and V_{IN_CLAMP} , the switch will be turned off but the clamp circuit will not work. For surge voltages greater than V_{IN_CLAMP} , the internal clamp circuit will detect surge voltage level and discharge the surge energy to ground. The device can suppress surge voltages up to $\pm 100V$.

Over-Voltage Protection

If the input voltage exceeds the OVP rising trip level, the switch will be turned off in about 50ns. The switch will remain off until V_{IN} falls below the OVP falling trip level.

OVP Threshold Adjustment

If the default OVP threshold is used, OVLO pin must be grounded. If OVLO pin is not grounded, and by connecting external resistor divider to OVLO pin as shown in the typical application circuit, between IN and GND, the OVP threshold can be adjusted as following:

$$V_{IN_OVLO} = \frac{R_1 + R_2}{R_2} \times V_{OVLO_TH}$$

For example, if we select $R_1 = 510k\Omega$ and $R_2 = 51k\Omega$, then the new OVP threshold calculated from the above formula is 13.2V. The OVP threshold adjustment range is 4V to 20V. When the OVLO pin voltage V_{OVLO} exceeds V_{OVLO_SEL} (0.26V typical), V_{OVLO} is compared with the reference voltage V_{OVLO_TH} (1.2V typical) to judge whether input supply is over-voltage.

ACOK Output

The device features an open-drain output \overline{ACOK} , it should be connected to the system I/O rail through a pull-up resistor. If the device is enabled and $V_{IN_UVLO} < V_{IN} < V_{IN_OVLO}$, \overline{ACOK} will be driven low indicating the switch is on with a good power input. If OVP, UVLO, or OT occurs, or \overline{EN} is pulled high, the switch will be turned off and \overline{ACOK} will be pulled high.

USB On-The-Go (OTG) Operation

If $V_{IN} = 0V$ and OUT is supplied by OTG voltage, the body diode of the load switch conducts current from OUT to IN and the voltage drop from OUT to IN is approximately 0.7V. It is recommend to pull \overline{EN} low in OTG mode, When $V_{IN} > V_{IN_UVLO}$, internal charge pump begins to open the load switch after debounce time. After switch is fully on, current is supplied through switch channel and the voltage drop from OUT to IN is minimum.


PCB Layout Consideration

To make fully use of the performance of AW32405, the guidelines below should be followed.

- All the peripherals should be placed as close to the device as possible. Place the input capacitor C_{IN} on the top layer (same layer as the AW32405) and close to IN pin, and place the output capacitor C_{OUT} on the top layer (same layer as the AW32405) and close to OUT pin.
- 2. If external TVS is used, IN pin routing passes through the external TVS firstly, and then connect AW32405.
- 3. Red bold paths on figure 4 and 5 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.
- 4. The path from device ground pins to the system ground plane must be as short as possible.
- 5. If R₁ and R₂ are used, route OVLO line on PCB as short as possible to reduce parasitic capacitance.
- 6. The power trace from USB connector to AW32405 may suffer from ESD event, keep other traces away from it to minimize possible EMI and ESD coupling.
- 7. Use rounded corners on the power trace from USB connector to AW32405 to decrease EMI coupling.


Tape and Reel Information

REEL DIMENSIONS 0 D₁



- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
 K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole D1: Reel Diameter
- D0: Reel Width


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




D1	D0	A0	B 0	K0	P0	P1	P2	W	Pin1 Quadrant
(m m)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Pilii Quadrant
179.00	9.00	1.31	1.91	0.69	2.00	4.00	4.00	8.00	Q2

All dimensions are nominal


Package Description



Top View




Side View



Bottom View



Land Pattern Data





Unit: mm

Revision History

Version	Date	Change Record
V1.0	May 2019	Officially released



AW32405 May 2019 V1.0

Disclaimer

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.