40V, 3.5A Monolithic Step-Down Switching Regulator

1 Features

- 3.5A continuous output current capability
- 4.6V to 33V wide operating input range
- Integrated 40V, 80mΩ high side and 40V, 50mΩ low side power MOSFET switches
- Up to 97% efficiency
- Soft-Start time can be adjusted by user to limit inrush current at turn-on
- Adjustable 80-kHz to 2-MHz Switching Frequency Set by an External Resistor (Leave pin ROSC floating. Set frequency to 160 kHz, Connect ROSC to GND, Set frequency to 80 kHz)
- Pulse Skipping Mode to Achieve High Light Load Efficiency
- Frequency jittering to ease EMI Issue
- Peak Current-Mode Control
- Cycle-by-Cycle Over Current Protection
- Input over-voltage protection
- Output Over-Voltage Protection
- Output short protection
- Over-Temperature Protection
- Available in ESOP8 Package

2 Applications

- 9-V, 12-V and 24-V Distributed Power Systems
- Consumer Applications Such as Home Appliances, Set-Top Boxes, CPE Equipment, LCD Displays, Peripherals, and Battery Chargers
- Industrial and Car Entertainment Power Supplies

3 Description

The PL82052 is a monolithic synchronous buck regulator with wide operating input voltage range from 4.6 to 33V. Current mode control with internal slope compensation is implemented to reduce component count.
PL82052 also features a light load pulse skipping mode, which allows for a power loss reduction from the input power supply to the system at light loading.
The switching frequency of the converters can be set from 80 kHz to 2 MHz with an external resistor.
Frequency spread spectrum operation is introduced for EMI reduction.
A cycle-by-cycle current limit with frequency fold back protects the IC at over loading condition.
PL82052uses external compensation, This simplifies the loop design for different frequencies

4 Typical Application Schematic



Fig. 1 Application Schematic

5 Pin Configuration and Functions



Fig. 2Pin-Function

Pin		Description
Number	Name	
1	**BST**	Boot-Strap pin Connect a 0.1μF or greater capacitor between SW and BST to power the high side gate driver.
2	**VIN**	Power Input. VIN supplies the power to the IC. Supply VIN with a 4.6V to 33V power source. Bypass VIN to GND with a large capacitor and at least another 0.1uF ceramic capacitor to eliminate noise on the input to the IC. Put the capacitors close to VIN and GND pins.
3	**ROSC**	Switching frequency program pin. Connect a resistor to this pin to set the switching frequency. Leave the pin open for 160-kHz switching frequency.
4	**SS**	Soft start pin. An external capacitor connected to this pin sets the output rise time.
5	**FB**	Output voltage feedback pin
6	**COMP**	Error amplifier output and input to the PWM comparator. Connect frequency compensation components to this pin.
7,9	**GND**	Ground
8	**SW**	Power Switching pin. Connect this pin to the switching node of inductor.

6 Device Marking Information

Order Information	Label Part NO.	Package	Package Qty	Top Marking
PL82052	**PL82052IES08A**	**ESOP-8**	**4000**	**82052 RAAYMD**

PL82052: Part Number
RAAYMD RAA: Lot Number. YMD: Package Date Code

7 Specifications

7.1 Absolute Maximum Ratings(Note1)

Symbol	Description	Rating	Unit
VIN	VIN to GND Voltage	–0.3 to +40	V
BST	BST to SW Voltage	-0.3 to 6.5	V
SW	SW to GND Voltage	–0.3 to +40	V
Others	ROSC, SS,FB,COMP Voltage	-0.3 to +6.5	V

7.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
T_{ST}	Storage Temperature Range	-65	150	°C
T_J	Junction Temperature		+150	°C
T_L	Lead Temperature		+260	°C
V_{ESD}	HBM Human body model		2	kV

7.3 Recommended Operating Conditions (Note 2)

Symbol	Description	Rating	Unit
VIN	VIN Voltage	5 to +33	V
SW	SW Voltage	0 to +33	V
BST	BST Voltage	0 to SW+5	V
ROSC	ROSC Voltage	0.4v to 0.6	V
FB	FB voltage	0 to 5	V
Others	SS, COMP Voltage	0 to 5	V
T_A	Operating Ambient Temperature Range	-40 to +125	°C

7.4 Thermal Information(Note 3)

Symbol	Description	ESOP8	Unit
θ_{JA}	Junction to ambient thermal resistance	56	°C/W
θ_{JC}	Junction to case thermal resistance	45	

Notes:
1) Exceeding these ratings may damage the device.
2) The device function is not guaranteed outside of the recommended operating conditions.
3) Measured on approximately 1" square of 1 oz copper.

7.5 Electrical Characteristics

VIN = 12 V, TJ = - 40 °C to 125 °C , Typical values are at TJ = 25 °C, unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
SUPPLY VOLTAGE (VIN)						
VIN_max	Buck input standoff voltage		40			V
VIN	Buck input voltage range		4.6		33	V
VIN_UVLO	VIN UVLO voltage	VIN rising		4.6		V
		VIN falling		4.1		
VIN_OVP	VIN over voltage	VIN rising		33		V
		VIN falling		30		
CONTROL LOOP						
Fbuck	Buck switching frequency range	Set by external resistor ROSC	80		2000	kHz
fjitter	Frequency spread spectrum in percentage of Fbuck			±6		%
fSW_BK	Programmable frequency	ROSC = OPEN		160		kHz
		ROSC = GND		80		
FB	FB VOLTAGE		0.788	0.8	0.812	V
VOUT_OVP	OUTPUT Over-voltage threshold			1.1*FB		V
Dmax	Maximum Duty Cycle			98		%
Ton	Minimum On Time			100		ns
ILIMIT	Peak inductor current limit			6.5		A
ISS	Soft Start charge current			2		μA
MOSFET AND PROTECTION						
$R_{DS(ON)\_H}$	High-Side Switch On-Resistance			80		mΩ
$R_{DS(ON)\_L}$	Low-Side Switch On-Resistance			50		mΩ
T_{hsd}	Thermal Shutdown			160		℃
T_{hsdhys}	Thermal Shutdown Hysteresis			60		℃

Note:

4) Guaranteed by design, not tested in production.

8 Typical Characteristics

CH1:SW CH4:IL

VIN=12V VOUT=5V

Fig. 3 Steady state waveform, IOUT=1A

CH1:SW CH4:IL

VIN=12V VOUT=5V

Fig. 4 Steady state waveform, IOUT=3.5A

CH1:VOUT CH3:VIN CH4:IL

VIN=12V VOUT=5V

Fig. 5 Startup waveform, Iout = 0A



CH1:VOUT CH3:VIN CH4:IL

VIN=12V VOUT=5V

Fig. 6 Shutdown waveform, Iout = 0A



CH1:VOUT CH3:VIN CH4:IL

VIN=12V VOUT=5V

Fig. 7 Startup waveform, Iout = 3.5A



CH1:VOUT CH3:VIN CH4:IL

VIN=12V VOUT=5V

Fig. 8 Shutdown waveform, Iout = 3.5A



CH1:VOUT CH4:IOUT

VIN=12V ,VOUT=5V 0A-1.75A, 0.25A/us, 1KHZ, Duty50%

Fig. 9 Load Transient waveform



CH1:VOUT CH4:IOUT

VIN=12V ,VOUT=5V 1.75A-3.5A, 0.25A/us, 1KHZ, Duty50%

Fig. 10 Load Transient waveform

CH1:SW CH4:IL

VIN=12V VOUT=5V

Fig. 11 Short Circuit waveform



Fig. 12 efficiency curve

9. Detailed Description

9.1 Overview

The PL82052 is a 40V, 3.5A, step-down (buck) converter with an integrated N-channel MOSFET. To improve performance during line and load transients, the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design.

The PL82052's switching frequency is adjustable with an external resistor or fixed by connecting the frequency program pin to GND or leaving it unconnected.

The PL82052 starts switching at VIN equal to 4.6 V. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BST to SW pins. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V typically.

By adding an external capacitor, the slow start time of the PL82052 can be adjustable which enables flexible output filter selection. To improve the efficiency at light load conditions, the PL82052 enters a special pulse skipping mode. The frequency fold back reduces the switching frequency during startup and over current conditions to help control the inductor current. The thermal shut down gives the additional protection under fault conditions.

9.2 Functional Block Diagram



Figure 11 PL82052 Diagram

9.3 Feature Description

9.3.1 Adjustable Frequency PWM Control

The PL82052 uses an external resistor to adjust the switching frequency. Connecting the ROSC pin to ground fixes the switching frequency at 80 kHz. Leave this pin open to set 150-kHz switch frequency.



ROSC resistor	Switching frequency
0Ω	80 kHz
2.19kΩ	94 kHz
6.22kΩ	2.5 MHz
7.49kΩ	2.25 MHz
8.22kΩ	2.12 MHz
9.5kΩ	2.00 MHz
19.91kΩ	1.15 MHz
23.89kΩ	1.00 MHz
45.4kΩ	600 kHz
56.3kΩ	510 kHz
74.6kΩ	400 kHz
81.9kΩ	367 kHz
100kΩ	310 kHz
120kΩ	255 kHz
150.6kΩ及以上	184 kHz
Open	150 kHz

Figure 12. ROSC vs Switching Frequency

9.3.2 OUTPUT Voltage Reference (VOUT)

The voltage reference system produces a ±1.5% initial accuracy voltage reference by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.8 V.

9.3.3 Bootstrap Voltage (BST)

The PL82052 has an integrated boot regulator and requires a 0.1-μF ceramic capacitor between the BST and SW pins to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the PL82052 is designed to operate at 98% duty cycle as long as the BST to SW pin voltage is greater than 2.1 V typically.

9.3.4 Programmable Slow Start Using SS Pin

It is recommended to program the slow start time externally because no slow start time is implemented internally. The PL82052 effectively uses the lower voltage of the internal voltage reference or the SS pin voltage as the power supply's reference voltage fed into the error amplifier and will regulate the output accordingly. A capacitor (CSS) on the SS pin to ground implements a slow start time. The PL82052 has an internal pull-up current source of 2 μA that charges the external slow start capacitor. The equation for the slow start time (10% to 90%) is shown in Equation 2.

$$t_{ss}(ms) = \frac{C_{ss}(nF) \times V_{ref}(V)}{I_{ss}(\mu A)}$$

The internal Vref is 0.8 V and the ISS current is 2 μA.

The slow start time should be set between 10ms to 100 ms to ensure good start-up behavior. If during normal operation, the input voltage drops below the VIN UVLO threshold, or a thermal shutdown event occurs, the PL82052 stops switching.

9.3.5 Error Amplifier

The PL82052 has a transconductance amplifier for the error amplifier. The error amplifier compares the FB voltage to the internal effective voltage reference presented at the input of the error amplifier. Frequency compensation components are connected between the COMP pin and ground.

9.3.6 Spread Spectrum

In order to reduce EMI, PL82052 introduces frequency spread spectrum. The jittering span is ±6% of the switching frequency.

9.3.7 Peak Current Mode Control

PL82052 employs peak current mode control. The output voltage is sensed by an internal feedback resistor string on VOUT pin and fed to an internal error amplifier. The output of error amplifier will compare with high side current sense signal by an internal PWM comparator. When the second signal is higher than the first one, the PWM comparator will generate a turn-off signal to turn off high side switch. The output voltage of error amplifier will increase or decrease proportionally with the output load current. PL82052 has a cycle-by-cycle peak current limit feature inside to help maintain load current in a safe region.

9.3.8 Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. When the junction temperature drops below 100°C, IC will start to work again .

10 Application and Implementation

10.1 Inductor selection

An inductor is required to supply constant current to the load while being driven by the switched input voltage. A larger value inductor will result in less current ripple and lower output voltage ripple. However, the larger value inductor will have larger physical size, higher DC resistance, and/or lower saturation current. A good rule to calculate the inductance is to allow the peak-to-peak ripple current in the inductor to be approximately 25% of the maximum load current. At the same time, it is needed to make sure that the peak inductor current is below the inductor saturation current.

The inductance value can be calculated by:

$$L=\frac{V_{OUT}}{f_s\times\Delta I_L}\left(1-\frac{V_{OUT}}{V_{IN}}\right)$$

Where V_{OUT} is the output voltage, V_{IN} is the input voltage, f_s is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum peak current. The peak inductor current can be calculated by:

$$I_{L\_P}=I_{load}+\frac{V_{OUT}}{2\times f_s\times L}\left(1-\frac{V_{OUT}}{V_{IN}}\right)$$

Where I_{load} is the load current.

The choice of inductor material mainly depends on the price vs. size requirements and EMI constraints.

10.2 Input capacitors selection

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the converter. It is recommend to use low ESR capacitors to optimize the performance. Ceramic capacitor is preferred, but tantalum or low-ESR electrolytic capacitors may also meet the requirements. It is better to choose X5R or X7R dielectrics when using ceramic capacitors.

Since the input capacitor (CIN) absorbs the input switching current, a good ripple current rating is required for the capacitor. The RMS current in the input capacitor can be estimated by:

$$I_{CIN}=I_{load}\times\sqrt{\frac{V_{OUT}}{V_{IN}}\times\left(1-\frac{V_{OUT}}{V_{IN}}\right)}$$

The worst-case condition occurs at $V_{IN} = 2\times V_{OUT}$, where:

$$I_{CIN}=\frac{I_{load}}{2}$$

For simplification, choose the input capacitor whose RMS current rating is greater than half of the maximum load current.

When electrolytic or tantalum capacitors are used, a small, high quality ceramic capacitor, I e. 0.1μF, should be placed as close to the IC as possible. When ceramic capacitors are used, make sure that they have enough capacitance to maintain voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN}=\frac{I_{load}}{f_s\times C_{IN}}\times\frac{V_{OUT}}{V_{IN}}\times\left(1-\frac{V_{OUT}}{V_{IN}}\right)$$

C_{IN} is the input capacitance.

10.3 Output capacitors selection

The output capacitor (COUT) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended.

Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT}=\frac{V_{OUT}}{f_s\times L}\times\left(1-\frac{V_{OUT}}{V_{IN}}\right)\times\left(R_{ESR}+\frac{1}{8\times f_s\times C_{OUT}}\right)$$

Where L is the inductor value, RESR is the equivalent series resistance (ESR) value of the output capacitor and COUT is the output capacitance value. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly determined by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT}=\frac{V_{OUT}}{8\times f_s^{\,2}\times L\times C_{OUT}}\times\left(1-\frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT}=\frac{V_{OUT}}{f_s\times L}\times\left(1-\frac{V_{OUT}}{V_{IN}}\right)\times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulator. PL8329Bis optimized for a wide range of capacitance and ESR values.

11 PCB Layout

11.1 Guideline

PCB layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion efficiency, thermal performance, and minimized EMI.

1. The feedback network, resistor R1 and R2, should be kept close to FB pin. Vout sense path should stay away from noisy nodes, such as SW and BST signals and preferably through a layer on the other side of shielding layer.

2. The input bypass capacitor C1 and C2 must be placed as close as possible to the VIN pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the VIN pin to reduce the high frequency injection current.

3. The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.

4. The output capacitor, COUT should be placed close to the junction of L. The L and COUT trace should be as short as possible to reduce conducted and radiated noise and increase overall efficiency.

5. The ground connection forC1, C2 and C3, should be as small as possible and connect to system ground plane at only one spot (preferably at the COUT ground point) to minimize injecting noise into system ground plane.

11.2 Example







12 Packaging Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.300	1.700	0.051	0.067
A1	0.000	0.100	0.000	0.004
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
D1	3.202	3.402	0.126	0.134
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
E2	2.313	2.513	0.091	0.099
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

13 Version Control

版本	日期	撰写	页数	更新说明
Rev.1.1	2022-03-04	Victor	14	增加产品订购信息