



**N-channel Enhanced mode SOP8 MOSFET****Features**

- High ruggedness
- Low  $R_{DS(ON)}$  (Typ 20.6mΩ) @  $V_{GS}=4.5V$   
(Typ 20mΩ) @  $V_{GS}=10V$
- Low Gate Charge (Typ 89nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application: Synchronous Rectification,  
Li Battery Protect Board, Inverter.



4.Gate 5,6,7,8.Drain 1,2,3.Source

**$BV_{DSS}$  : 100V**  
 **$I_D$  : 7A**  
 **$R_{DS(ON)}$  : 20.6mΩ @  $V_{GS}=4.5V$**   
**20mΩ @  $V_{GS}=10V$**

**General Description**

This power MOSFET is produced with advanced technology of SAMWIN.

This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.

**Order Codes**

| Item | Sales Type    | Marking    | Package | Packaging |
|------|---------------|------------|---------|-----------|
| 1    | SW K 200R10VT | SW200R10VT | SOP8    | REEL      |

**Absolute maximum ratings**

| Symbol         | Parameter  | Value       | Unit |
|----------------|--|-------------|------|
| $V_{DSS}$      | Drain to source voltage                              | 100         | V    |
| $I_D$          | Continuous drain current (@ $T_a=25^\circ C$ )       | 7*          | A    |
|                | Continuous drain current (@ $T_a=70^\circ C$ )       | 6*          | A    |
| $I_{DM}$       | Drain current pulsed                                 | (note 1)    | A    |
| $V_{GS}$       | Gate to source voltage                               | $\pm 20$    | V    |
| $E_{AS}$       | Single pulsed avalanche energy                       | (note 2)    | mJ   |
| $E_{AR}$       | Repetitive avalanche energy                          | (note 1)    | mJ   |
| dv/dt          | Peak diode recovery dv/dt                            | (note 3)    | V/ns |
| $P_D$          | Total power dissipation (@ $T_a=25^\circ C$ )        | 2.9         | W    |
|                | Derating factor above 25°C                           | 0.02        | W/°C |
| $T_{STG}, T_J$ | Operating junction temperature & storage temperature | -55 ~ + 150 | °C   |

\*. Drain current is limited by junction temperature.

**Thermal characteristics**

| Symbol     | Parameter                               | Value | Unit |
|------------|---|-------|------|
| $R_{thja}$ | Thermal resistance, Junction to ambient | 43    | °C/W |

Note:  $R_{thja}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{thjc}$  is guaranteed by design while  $R_{thca}$  is determined by the user's board design.



SOP8  $R_{thja}$  : 43°C/W on a 1 in<sup>2</sup> pad of 2oz copper.

### Electrical characteristic ( $T_J = 25^\circ\text{C}$ unless otherwise specified )

| Symbol                                       | Parameter                                 | Test conditions  | Min. | Typ. | Max. | Unit                      |
|--|---|--|------|------|------|---------------------------|
| <b>Off characteristics</b>                   |   |  |      |      |      |                           |
| $\text{BV}_{\text{DSS}}$                     | Drain to source breakdown voltage         | $V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$   | 100  |      |      | V                         |
| $\Delta \text{BV}_{\text{DSS}} / \Delta T_J$ | Breakdown voltage temperature coefficient | $I_D=250\mu\text{A}$ , referenced to $25^\circ\text{C}$  |      | 0.07 |      | $\text{V}/^\circ\text{C}$ |
| $I_{\text{DSS}}$                             | Drain to source leakage current           | $V_{\text{DS}}=100\text{V}$ , $V_{\text{GS}}=0\text{V}$  |      |      | 1    | $\mu\text{A}$             |
|  |   | $V_{\text{DS}}=80\text{V}$ , $T_J=125^\circ\text{C}$   |      |      | 50   | $\mu\text{A}$             |
| $I_{\text{GSS}}$                             | Gate to source leakage current, forward   | $V_{\text{GS}}=20\text{V}$ , $V_{\text{DS}}=0\text{V}$   |      |      | 100  | $\text{nA}$               |
|  | Gate to source leakage current, reverse   | $V_{\text{GS}}=-20\text{V}$ , $V_{\text{DS}}=0\text{V}$  |      |      | -100 | $\text{nA}$               |
| <b>On characteristics</b>                    |   |  |      |      |      |                           |
| $V_{\text{GS(TH)}}$                          | Gate threshold voltage                    | $V_{\text{DS}}=V_{\text{GS}}$ , $I_D=250\mu\text{A}$   | 1.5  |      | 2.5  | V                         |
| $R_{\text{DS(ON)}}$                          | Drain to source on state resistance       | $V_{\text{GS}}=4.5\text{V}$ , $I_D=4\text{A}$ , $T_J=25^\circ\text{C}$                                       |      | 20.6 | 25.8 | $\text{m}\Omega$          |
|  |   | $V_{\text{GS}}=10\text{V}$ , $I_D=4\text{A}$ , $T_J=25^\circ\text{C}$  |      | 20   | 25   |                           |
|  |   | $V_{\text{GS}}=4.5\text{V}$ , $I_D=4\text{A}$ , $T_J=125^\circ\text{C}$                                      |      | 35   |      |                           |
|  |   | $V_{\text{GS}}=10\text{V}$ , $I_D=4\text{A}$ , $T_J=125^\circ\text{C}$                                       |      | 34   |      |                           |
| $G_{\text{fs}}$                              | Forward transconductance                  | $V_{\text{DS}}=10\text{V}$ , $I_D=4\text{A}$   |      | 27   |      | S                         |
| <b>Dynamic characteristics</b>               |   |  |      |      |      |                           |
| $C_{\text{iss}}$                             | Input capacitance                         | $V_{\text{GS}}=0\text{V}$ , $V_{\text{DS}}=50\text{V}$ , $f=1\text{MHz}$                                     |      | 4410 |      | $\text{pF}$               |
| $C_{\text{oss}}$                             | Output capacitance                        |  |      | 165  |      |                           |
| $C_{\text{rss}}$                             | Reverse transfer capacitance              |  |      | 153  |      |                           |
| $t_{\text{d(on)}}$                           | Turn on delay time                        | $V_{\text{DS}}=50\text{V}$ , $I_D=7\text{A}$ , $R_G=4.7\Omega$ ,<br>$V_{\text{GS}}=10\text{V}$<br>(note 4,5) |      | 19   |      | ns                        |
| $t_r$  | Rising time                               |  |      | 31   |      |                           |
| $t_{\text{d(off)}}$                          | Turn off delay time                       |  |      | 95   |      |                           |
| $t_f$  | Fall time                                 |  |      | 25   |      |                           |
| $Q_g$  | Total gate charge                         | $V_{\text{DS}}=80\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $I_D=7\text{A}$<br>$I_G=3\text{mA}$<br>(note 4,5)  |      | 89   |      | nC                        |
| $Q_{\text{gs}}$                              | Gate-source charge                        |  |      | 12   |      |                           |
| $Q_{\text{gd}}$                              | Gate-drain charge                         |  |      | 19   |      |                           |
| $R_g$  | Gate resistance                           | $V_{\text{DS}}=0\text{V}$ , Scan F mode  |      | 1.5  |      | $\Omega$                  |


### Source to drain diode ratings characteristics

| Symbol          | Parameter                   | Test conditions  | Min. | Typ. | Max. | Unit |
|-----------------|-----------------------------|--|------|------|------|------|
| $I_S$           | Continuous source current   | Integral reverse p-n Junction diode in the MOSFET                                  |      |      | 7    | A    |
| $I_{\text{SM}}$ | Pulsed source current       |  |      |      | 28   | A    |
| $V_{\text{SD}}$ | Diode forward voltage drop. | $I_S=7\text{A}$ , $V_{\text{GS}}=0\text{V}$  |      |      | 1.4  | V    |
| $t_{\text{rr}}$ | Reverse recovery time       | $I_S=7\text{A}$ , $V_{\text{GS}}=0\text{V}$ ,<br>$dI_F/dt=100\text{A}/\mu\text{s}$ |      | 36   |      | ns   |
| $Q_{\text{rr}}$ | Reverse recovery charge     |  |      | 47   |      | nC   |


※. Notes

1. Repetitive rating : pulse width limited by junction temperature.
2.  $L=0.5\text{mH}$ ,  $I_{\text{AS}}=17\text{A}$ ,  $V_{\text{DD}}=50\text{V}$ ,  $R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$
3.  $I_{\text{SD}} \leq 7\text{A}$ ,  $di/dt = 100\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J=25^\circ\text{C}$
4. Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
5. Essentially independent of operating temperature.


**Fig. 1. On-state characteristics**




**Fig. 2. Transfer Characteristics**




**Fig. 3. On-resistance variation vs. drain current and gate voltage**



**Fig. 4. On-state current vs. diode forward voltage**



**Fig 5. Breakdown voltage variation vs. junction temperature**



**Fig. 6. On-resistance variation vs. junction temperature**




Fig. 7. Gate charge characteristics




Fig. 8. Capacitance Characteristics




Fig. 9. Maximum safe operating area




Fig. 10. Transient thermal response curve




Fig. 11. Gate charge test circuit & waveform




Fig. 12. Switching time test circuit & waveform




Fig. 13. Unclamped Inductive switching test circuit & waveform





Fig. 14. Peak diode recovery dv/dt test circuit & waveform



### DISCLAIMER

- \* All the data & curve in this document was tested in XI'AN SEMIPOWER TESTING & APPLICATION CENTER.
- \* This product has passed the PCT, TC, HTRB, HTGB, HAST, PC and Solderdunk reliability testing.
- \* Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>)
- \* Suggestions for improvement are appreciated, Please send your suggestions to [samwin@samwinsemi.com](mailto:samwin@samwinsemi.com)