


## N-channel Enhanced mode TO-251N/TO-252/TO-220F/DFN5\*6 MOSFET

### Features

- High ruggedness
- Low  $R_{DS(ON)}$  (Typ 1.2Ω) @  $V_{GS}=10V$
- Low Gate Charge (Typ 23nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application: LED, Charger, PC Power




TO-251N, TO-252, TO-220F : 1. Gate 2. Drain 3. Source  
DFN5\*6 : 4. Gate 5, 6, 7, 8. Drain 1, 2, 3. Source

$BV_{DSS}$  : 650V

$I_D$  : 7A

$R_{DS(ON)}$  : 1.2Ω



### General Description

This power MOSFET is produced with advanced technology of SAMWIN. This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.



### Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW N 7N65M	SW7N65M	TO-251N	TUBE
2	SW D 7N65M	SW7N65M	TO-252	REEL
3	SW F 7N65M	SW7N65M	TO-220F	TUBE
4	SW HA 7N65M	SW7N65M	DFN5*6	REEL

### Absolute maximum ratings

Symbol	Parameter	Value				Unit
		TO-251N	TO-252	TO-220F	DFN5*6	
$V_{DSS}$	Drain to source voltage	650				V
$I_D$	Continuous drain current (@ $T_c=25^\circ C$ )	7*				A
	Continuous drain current (@ $T_c=100^\circ C$ )	4.4*				A
$I_{DM}$	Drain current pulsed (note 1)	28				A
$V_{GS}$	Gate to source voltage	$\pm 30$				V
$E_{AS}$	Single pulsed avalanche energy (note 2)	392				mJ
$E_{AR}$	Repetitive avalanche energy (note 1)	30				mJ
dv/dt	Peak diode recovery dv/dt (note 3)	5				V/ns
$P_D$	Total power dissipation (@ $T_c=25^\circ C$ )	154.3		36.8	96.2	W
	Derating factor above 25°C	1.2		0.3	0.77	W/°C
$T_{STG}, T_J$	Operating junction temperature & storage temperature	-55 ~ + 150				°C
$T_L$	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.	300				°C

\*. Drain current is limited by junction temperature.

### Thermal characteristics

Symbol	Parameter	Value				Unit
		TO-251N	TO-252	TO-220F	DFN5*6	
$R_{thjc}$	Thermal resistance, Junction to case	0.81		3.4	1.3	°C/W
$R_{thja}$	Thermal resistance, Junction to ambient (note 4)	83.4		47	55	°C/W

## Electrical characteristic ( T<sub>J</sub> = 25°C unless otherwise specified )

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>Off characteristics</b>						
BV <sub>DSS</sub>	Drain to source breakdown voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	650			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown voltage temperature coefficient	I <sub>D</sub> =250uA, referenced to 25°C		0.55		V/°C
I <sub>DSS</sub>	Drain to source leakage current	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V			1	uA
		V <sub>DS</sub> =520V, T <sub>J</sub> =125°C			50	uA
I <sub>GSS</sub>	Gate to source leakage current, forward	V <sub>GS</sub> =30V, V <sub>DS</sub> =0V			100	nA
	Gate to source leakage current, reverse	V <sub>GS</sub> =-30V, V <sub>DS</sub> =0V			-100	nA
<b>On characteristics</b>						
V <sub>GS(TH)</sub>	Gate threshold voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2		4	V
R <sub>DS(ON)</sub>	Drain to source on state resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A, T <sub>J</sub> =25°C		1.2	1.38	Ω
		V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A, T <sub>J</sub> =125°C		2.2		Ω
G <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> =30V, I <sub>D</sub> =3.5A		5.7		S
<b>Dynamic characteristics</b>						
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz		1065		pF
C <sub>oss</sub>	Output capacitance			97		
C <sub>rss</sub>	Reverse transfer capacitance			7		
t <sub>d(on)</sub>	Turn on delay time	V <sub>DS</sub> =325V, I <sub>D</sub> =7A, R <sub>G</sub> =10Ω, V <sub>GS</sub> =10V (note 5,6)		13		ns
t <sub>r</sub>	Rising time			23		
t <sub>d(off)</sub>	Turn off delay time			18		
t <sub>f</sub>	Fall time			23		
Q <sub>g</sub>	Total gate charge	V <sub>DS</sub> =520V, V <sub>GS</sub> =10V, I <sub>D</sub> =7A I <sub>G</sub> =3mA (note 5,6)		23		nC
Q <sub>gs</sub>	Gate-source charge			6		
Q <sub>gd</sub>	Gate-drain charge			8		
R <sub>g</sub>	Gate resistance	V <sub>DS</sub> =0V, Scan F mode		4.2		Ω


## Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I <sub>S</sub>	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			7	A
I <sub>SM</sub>	Pulsed source current				28	A
V <sub>SD</sub>	Diode forward voltage drop.	I <sub>S</sub> =7A, V <sub>GS</sub> =0V			1.4	V
t <sub>rr</sub>	Reverse recovery time	I <sub>S</sub> =7A, V <sub>GS</sub> =0V, dI <sub>F</sub> /dt=100A/us		440		ns
Q <sub>rr</sub>	Reverse recovery charge				2.8	uC


### ※. Notes

- Repetitive rating : pulse width limited by junction temperature.
- L =16mH, I<sub>AS</sub> =7A, V<sub>DD</sub>=100V, R<sub>G</sub>=25Ω, Starting T<sub>J</sub> = 25°C.
- I<sub>SD</sub> ≤ 7A, di/dt = 100A/us, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub> =25°C.
- DFN5\*6 R<sub>thja</sub> : 55°C/W on a 1 in<sup>2</sup> pad of 2oz copper pcb.
- Pulse Test : Pulse Width ≤ 300us, duty cycle ≤ 2%.
- Essentially independent of operating temperature.


**Fig. 1. On-state characteristics**




**Fig. 2. Transfer Characteristics**




**Fig. 3. On-resistance variation vs. drain current and gate voltage**




**Fig. 4. On-state current vs. diode forward voltage**




**Fig 5. Breakdown voltage variation vs. junction temperature**




**Fig. 6. On-resistance variation vs. junction temperature**




**Fig. 7. Gate charge characteristics**




**Fig. 8. Capacitance Characteristics**



**Fig. 9. Maximum safe operating area (TO-251N&TO-252)**



**Fig. 10. Maximum safe operating area (TO-220F)**



**Fig. 11. Maximum safe operating area (DFN5\*6)**




Fig. 12. Transient thermal response curve(TO-251N&TO-252)




Fig. 13. Transient thermal response curve(TO-220F)







Fig. 14. Transient thermal response curve(DFN5\*6)



**Fig. 15. Gate charge test circuit & waveform**



**Fig. 16. Switching time test circuit & waveform**



**Fig. 17. Unclamped Inductive switching test circuit & waveform**






Fig. 18. Peak diode recovery dv/dt test circuit & waveform



## DISCLAIMER

- \* All the data & curve in this document was tested in SEMIPOWER TESTING & APPLICATION CENTER.
- \* This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability testing.
- \* Qualification standards can also be found on the Web site (<http://www.semipower.com.cn>) 
- \* Suggestions for improvement are appreciated, Please send your suggestions to [samwin@samwinsemi.com](mailto:samwin@samwinsemi.com)