N-channel Enhanced mode TO-252 MOSFET

Features

- High ruggedness
- Low $R_{DS(ON)}$ (Typ 1.3Ω)@V_{GS}=10V
- Low Gate Charge (Typ 22nC)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Application: LED , Charger



1. Gate 2. Drain 3. Source

BV_{DSS} : 650V
I_D : 6A
$R_{DS(ON)}$: 1.3Ω



LEAD-FREE RoHS

General Description

This power MOSFET is produced with advanced technology of SAMWIN.
This technology enable the power MOSFET to have better characteristics, including fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics.

Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW D 6N65D	SW6N65D	TO-252	REEL

Absolute maximum ratings

Symbol	Parameter		Value	Unit
V_{DSS}	Drain to source voltage		650	V
I_D	Continuous drain current (@T_C=25°C)		6*	A
	Continuous drain current (@T_C=100°C)		3.8*	A
I_{DM}	Drain current pulsed	(note 1)	24	A
V_{GS}	Gate to source voltage		±30	V
E_{AS}	Single pulsed avalanche energy	(note 2)	147	mJ
E_{AR}	Repetitive avalanche energy	(note 1)	6	mJ
dv/dt	Peak diode recovery dv/dt	(note 3)	5	V/ns
P_D	Total power dissipation (@T_C=25°C)		236	W
	Derating factor above 25°C		1.9	W/°C
T_{STG}, T_J	Operating junction temperature & storage temperature		-55 ~ + 150	°C
T_L	Maximum lead temperature for soldering purpose, 1/8 from case for 5 seconds.		300	°C

*. Drain current is limited by junction temperature.

Thermal characteristics

Symbol	Parameter	Value	Unit
R_{thjc}	Thermal resistance, Junction to case	0.53	°C/W

Electrical characteristic (T_C = 25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Off characteristics						
BV_{DSS}	Drain to source breakdown voltage	V_{GS}=0V, I_D=250uA	650			V
ΔBV_{DSS} / ΔT_J	Breakdown voltage temperature coefficient	I_D=250uA, referenced to 25°C		0.62		V/°C
I_{DSS}	Drain to source leakage current	V_{DS}=650V, V_{GS}=0V			1	uA
		V_{DS}=520V, T_C=125°C			50	uA
I_{GSS}	Gate to source leakage current, forward	V_{GS}=30V, V_{DS}=0V			100	nA
	Gate to source leakage current, reverse	V_{GS}=-30V, V_{DS}=0V			-100	nA
On characteristics						
$V_{GS(TH)}$	Gate threshold voltage	V_{DS}=V_{GS}, I_D=250uA	2.5		4.5	V
$R_{DS(ON)}$	Drain to source on state resistance	V_{GS}=10V, I_D=3A		1.3	1.7	Ω
G_{fs}	Forward transconductance	V_{DS}=30V, I_D=3A		5		S
Dynamic characteristics						
C_{iss}	Input capacitance	V_{GS}=0V, V_{DS}=25V, f=1MHz		810		pF
C_{oss}	Output capacitance			95		
C_{rss}	Reverse transfer capacitance			20		
$t_{d(on)}$	Turn on delay time	V_{DS}=325V, I_D=6A, R_G=25Ω, V_{GS}=10V (note 4,5)		21		ns
t_r	Rising time			31		
$t_{d(off)}$	Turn off delay time			56		
t_f	Fall time			27		
Q_g	Total gate charge	V_{DS}=520V, V_{GS}=10V, I_D=6A (note 4,5)		22		nC
Q_{gs}	Gate-source charge			5.4		
Q_{gd}	Gate-drain charge			10		

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_S	Continuous source current	Integral reverse p-n Junction diode in the MOSFET			6	A
I_{SM}	Pulsed source current				24	A
V_{SD}	Diode forward voltage drop.	I_S=6A, V_{GS}=0V			1.4	V
t_{rr}	Reverse recovery time	I_S=6A, V_{GS}=0V, dI_F/dt=100A/us		440		ns
Q_{rr}	Reverse recovery charge			3.0		uC

※. Notes

1. Repeatitive rating : pulse width limited by junction temperature.
2. L =8.2mH, I_{AS} =6A, V_{DD}=50V, R_G=25Ω, Starting T_J = 25°C
3. I_{SD} ≤ 6A, di/dt = 100A/us, V_{DD} ≤ BV_{DSS}, Staring T_J =25°C
4. Pulse Test : Pulse Width ≤ 300us, duty cycle ≤ 2%.
5. Essentially independent of operating temperature.

Fig. 1. On-state characteristics



Fig. 2. On-resistance variation vs. drain current and gate voltage



Fig. 3. Gate charge characteristics



Fig. 4. On-state current vs. diode forward voltage



Fig 5. Breakdown voltage variation vs. junction temperature



Fig. 6. On-resistance variation vs. junction temperature



Fig. 7. Maximum safe operating area



Fig. 8. Capacitance Characteristics



Fig. 9. Transient thermal response curve



Fig. 10. Gate charge test circuit & waveform





Fig. 11. Switching time test circuit & waveform



Fig. 12. Unclamped Inductive switching test circuit & waveform



Fig. 13. Peak diode recovery dv/dt test circuit & waveform



*. dv/dt controlled by RG
*. Is controlled by pulse period

DISCLAIMER

* All the data & curve in this document was tested in SEMIPOWER TESTING & APPLICATION CENTER.
* This product has passed the PCT,TC,HTRB,HTGB,HAST,PC and Solderdunk reliability testing.
* Qualification standards can also be found on the Web site (**http://www.semipower.com.cn**)
* Suggestions for improvement are appreciated, Please send your suggestions to **samwin@samwinsemi.com**