


### Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

### Benefits

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability



HEXFET® Power MOSFET

<b>V<sub>DSS</sub></b>	<b>75V</b>
<b>R<sub>DS(on)</sub></b>	<b>typ.</b>
	<b>max.</b>
<b>I<sub>D</sub> (Silicon Limited)</b>	<b>350A©</b>
<b>I<sub>D</sub> (Package Limited)</b>	<b>195A</b>



TO247

### Absolute Maximum Ratings

Symbol	Parameter	Max.			Units
		G	D	S	
		Gate	Drain	Source	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)		350©		A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)		250©		
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited)		195		
I <sub>DM</sub>	Pulsed Drain Current ©		1280		
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation		520		W
	Linear Derating Factor		3.4		W/°C
V <sub>GS</sub>	Gate-to-Source Voltage		± 20		V
dV/dt	Peak Diode Recovery ®		13		V/ns
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range		-55 to + 175		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)		300		
	Mounting torque, 6-32 or M3 screw		10lb·in (1.1N·m)		

### Avalanche Characteristics

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ©	430	mJ
I <sub>AR</sub>	Avalanche Current ©	See Fig. 14, 15, 22a, 22b	A
E <sub>AR</sub>	Repetitive Avalanche Energy ©		mJ

### Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ®	—	0.29	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat Greased Surface	0.24	—	
R <sub>θJA</sub>	Junction-to-Ambient ®	—	40	

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.077	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 5\text{mA}$ $\ominus$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	1.46	1.85	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 195\text{A}$ $\ominus$
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 75V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 75V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	650	—	—	S	$V_{DS} = 50V, I_D = 195\text{A}$
$Q_g$	Total Gate Charge	—	380	570	nC	$I_D = 195\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	79	—		$V_{DS} = 38V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	105	—		$V_{GS} = 10V$ $\ominus$
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	275	—		$I_D = 195\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$R_{G(\text{int})}$	Internal Gate Resistance	—	0.80	—	$\Omega$	
$t_{d(on)}$	Turn-On Delay Time	—	43	—	ns	$V_{DD} = 49V$
$t_r$	Rise Time	—	220	—		$I_D = 195\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	170	—		$R_G = 2.7\Omega$
$t_f$	Fall Time	—	260	—		$V_{GS} = 10V$ $\ominus$
$C_{iss}$	Input Capacitance	—	19230	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	1670	—		$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	—	770	—		$f = 100\text{kHz}$
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) $\ominus$	—	1700	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ $\ominus$
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) $\oplus$	—	1410	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ $\oplus$

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	350 $\text{C}$	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) $\ominus\ominus$	—	—	1280		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 195\text{A}, V_{GS} = 0V$ $\ominus$
$t_r$	Reverse Recovery Time	—	130	200	ns	$T_J = 25^\circ\text{C}$ $V_R = 64V,$
		—	140	210		$T_J = 125^\circ\text{C}$ $I_F = 195\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	450	680	nC	$T_J = 25^\circ\text{C}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ $\ominus$
		—	530	800		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	9.1	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

$\textcircled{C}$  Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. Refer to App Notes (AN-1140).

$\ominus$  Repetitive rating; pulse width limited by max. junction temperature.

$\textcircled{C}$  Limited by  $T_{J\max}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.022\text{mH}$

$R_G = 25\Omega, I_{AS} = 195\text{A}, V_{GS} = 10V$ . Part not recommended for use above this value.


$\textcircled{R}$   $I_{SD} \leq 195\text{A}, \text{di/dt} \leq 1740\text{A}/\mu\text{s}, V_{DD} \leq V_{(\text{BR})\text{DSS}}, T_J \leq 175^\circ\text{C}$ .


$\textcircled{\ominus}$  Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

$\textcircled{\oplus}$   $C_{oss \text{ eff. (TR)}}(T_J)$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


$\textcircled{\ominus}$   $C_{oss \text{ eff. (ER)}}(T_J)$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ . When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

$\textcircled{R}$   $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .







**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance vs. Temperature




**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs. Case Temperature




**Fig 10.** Drain-to-Source Breakdown Voltage




**Fig 11.** Typical  $C_{oss}$  Stored Energy




**Fig 12.** Maximum Avalanche Energy vs. Drain Current



**Fig 13.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Fig 14.** Typical Avalanche Current vs.Pulsewidth



**Fig 15.** Maximum Avalanche Energy vs. Temperature


**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
  5.  $BV$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^{\circ}C$  in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)


$$P_{D(ave)} = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




**Fig. 16.** Threshold Voltage vs. Temperature




**Fig. 17** - Typical Recovery Current vs.  $di_f/dt$





**Fig. 18** - Typical Recovery Current vs.  $di_f/dt$





**Fig. 19** - Typical Stored Charge vs.  $di_f/dt$



**Fig. 20** - Typical Stored Charge vs.  $di_f/dt$




**Fig 20.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 21a.** Unclamped Inductive Test Circuit



**Fig 21b.** Unclamped Inductive Waveforms



**Fig 22a.** Switching Time Test Circuit




**Fig 22b.** Switching Time Waveforms



**Fig 23a.** Gate Charge Test Circuit

## TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



## TO-247AC Part Marking Information

**Fig 23b.** Gate Charge Waveform

### NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. OP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
- B. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC .

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	—	13.08	—	5
D2	.020	.053	0.51	1.35	
E	.602	.625	15.29	15.87	4
E1	.530	—	13.46	—	
E2	.178	.216	4.52	5.49	
e	.215 BSC		5.46 BSC		
ok	.010		0.25		
L	.559	.634	14.20	16.10	
L1	.146	.169	3.71	4.29	
oP	.140	.144	3.56	3.66	
O	—	.291	—	7.39	
S	.209	.224	5.31	5.69	
	.217 BSC		5.51 BSC		

### LEAD ASSIGNMENTS

#### HEXFET

1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

#### IGBTs... CoPACK

1. GATE
2. COLLECTOR
3. Emitter
4. COLLECTOR

#### DIODES

1. ANODE/OPEN
2. CATHODE
3. ANODE