


- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

Description

Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



$V_{DSS} = 75V$
 $R_{DS(on)} = 13m\Omega$
 $I_D = 82A^\circ$




Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_c = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	82 \circ	A
$I_D @ T_c = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	58	
I_{DM}	Pulsed Drain Current \circ	280	
$P_D @ T_c = 25^\circ C$	Power Dissipation	230	W
	Linear Derating Factor	1.5	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
I_{AR}	Avalanche Current \circ	43	A
E_{AR}	Repetitive Avalanche Energy \circ	23	mJ
dv/dt	Peak Diode Recovery dv/dt \circ	5.9	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf-in (1.1N•m)	


Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.65	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	62	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.074	—	V°C	Reference to 25°C , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	13	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}$, $I_D = 43\text{A}$ [®]
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	38	—	—	S	$V_{\text{DS}} = 50\text{V}$, $I_D = 43\text{A}$ [®]
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}} = 75\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 60\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	160	nC	$I_D = 43\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	29		$V_{\text{DS}} = 60\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	55		$V_{\text{GS}} = 10\text{V}$, See Fig. 6 and 13
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	13	—	ns	$V_{\text{DD}} = 38\text{V}$
t_r	Rise Time	—	64	—		$I_D = 43\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	49	—		$R_G = 2.5\Omega$
t_f	Fall Time	—	48	—		$V_{\text{GS}} = 10\text{V}$, See Fig. 10 [®]
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	3820	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	610	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	130	—		$f = 1.0\text{MHz}$, See Fig. 5
E_{AS}	Single Pulse Avalanche Energy ^o	—	1280	340 [®]	mJ	$I_{\text{AS}} = 50\text{A}$, $L = 370\mu\text{H}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	82 ^o	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ^o	—	—	280		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_J = 25^\circ\text{C}$, $I_S = 43\text{A}$, $V_{\text{GS}} = 0\text{V}$ [®]
t_{rr}	Reverse Recovery Time	—	100	150	ns	$T_J = 25^\circ\text{C}$, $I_F = 43\text{A}$
Q_{rr}	Reverse Recovery Charge	—	410	610	nC	$dI/dt = 100\text{A}/\mu\text{s}$ [®]
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

- ^o Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ^o Starting $T_J = 25^\circ\text{C}$, $L = 370\mu\text{H}$ $R_G = 25\Omega$, $I_{\text{AS}} = 43\text{A}$, $V_{\text{GS}}=10\text{V}$ (See Figure 12)
- © $I_{\text{SD}} \leq 43\text{A}$, $dI/dt \leq 300\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
- ® Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ® This is a typical value at device destruction and represents operation outside rated limits.
- ® This is a calculated value limited to $T_J = 175^\circ\text{C}$.
- ® Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T for P-Channel




*** $V_{GS} = 5.0V$ for Logic Level and GV Drive Devices

Fig 14. For N-channel HEXFET® power MOSFETs



MS2807PBF

TO-220AB Package Outline(Dimensions are shown in millimeters (inches))



TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
 LOT CODE 1789
 ASSEMBLED ON WWW19, 2000
 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free".

TO-220AB package is not recommended for Surface Mount Application.