


- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free



$V_{DSS} = 75V$
$R_{DS(on)} = 13m\Omega$
$I_D = 82A^{\circ}$

Description

Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.




Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V$	82 [∘]	A
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V$	58	
I_{DM}	Pulsed Drain Current [∘]	280	
$P_D @ T_C = 25^{\circ}C$	Power Dissipation	230	W
	Linear Derating Factor	1.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
I_{AR}	Avalanche Current [∘]	43	A
E_{AR}	Repetitive Avalanche Energy [∘]	23	mJ
dv/dt	Peak Diode Recovery dv/dt [⊙]	5.9	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.65	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	62	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	75	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔV _{(BR)DSS/ΔT_J}	Breakdown Voltage Temp. Coefficient	—	0.074	—	V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	13	mΩ	V _{GS} = 10V, I _D = 43A ®
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	38	—	—	S	V _{DS} = 50V, I _D = 43A®
I _{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	V _{DS} = 75V, V _{GS} = 0V
		—	—	250		V _{DS} = 60V, V _{GS} = 0V, T _J = 150°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	—	—	160	nC	I _D = 43A
Q _{gs}	Gate-to-Source Charge	—	—	29		V _{DS} = 60V
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	—	55		V _{GS} = 10V, See Fig. 6 and 13
t _{d(on)}	Turn-On Delay Time	—	13	—	ns	V _{DD} = 38V
t _r	Rise Time	—	64	—		I _D = 43A
t _{d(off)}	Turn-Off Delay Time	—	49	—		R _G = 2.5Ω
t _f	Fall Time	—	48	—		V _{GS} = 10V, See Fig. 10 ®
L _D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L _S	Internal Source Inductance	—	7.5	—		
C _{iss}	Input Capacitance	—	3820	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	610	—		V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	—	130	—		f = 1.0MHz, See Fig. 5
E _{AS}	Single Pulse Avalanche Energy [Ⓞ]	—	1280 [Ⓞ]	340 [®]		mJ

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	82 [Ⓞ]	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) [Ⓞ]	—	—	280		
V _{SD}	Diode Forward Voltage	—	—	1.2	V	T _J = 25°C, I _S = 43A, V _{GS} = 0V ®
t _{rr}	Reverse Recovery Time	—	100	150	ns	T _J = 25°C, I _F = 43A
Q _{rr}	Reverse Recovery Charge	—	410	610	nC	di/dt = 100A/μs ®
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- Ⓞ Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- Ⓞ Starting T_J = 25°C, L = 370μH
R_G = 25Ω, I_{AS} = 43A, V_{GS} = 10V (See Figure 12)
- Ⓞ I_{SD} ≤ 43A, di/dt ≤ 300A/μs, V_{DD} ≤ V_{(BR)DSS},
T_J ≤ 175°C

- ® Pulse width ≤ 400μs; duty cycle ≤ 2%.
- Ⓞ This is a typical value at device destruction and represents operation outside rated limits.
- ® This is a calculated value limited to T_J = 175°C.
- Ⓞ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* Reverse Polarity of D.U.T for P-Channel



*** $V_{GS} = 5.0V$ for Logic Level and GV Drive Devices

Fig 14. For N-channel HEXFET® power MOSFETs

TO-220AB Package Outline(Dimensions are shown in millimeters (inches))



- NOTES:
- 1- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M-1994.
 - 2- DIMENSIONS ARE SHOWN IN INCHES (MILLIMETERS).
 - 3- LEAD DIMENSION AND FINISH DIMENSIONED IN (1).
 - 4- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .002" (0.075) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMITY OF THE PLASTIC BODY.
 - 5- DIMENSION B1 & B2 & E1 APPLY TO BASE METAL ONLY.
 - 6- CONTROLLING DIMENSION: INCHES.
 - 7- INTERNAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E1 & D2 & E1.
 - 8- DIMENSION E2 IS IN 20% OF A ZONE WHERE STAMPING AND INSULATION IRREGULARITIES ARE ALLOWED.
 - 9- OUTLINE CONFORMS TO JEDEC TD-220, EXCEPT A2 (mm.) AND D2 (mm.). OTHER DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIMETERS		INCHES		NOTES
	MIN	MAX	MIN	MAX	
A	3.56	4.83	.140	.193	
A1	0.51	1.40	.020	.055	
A2	2.03	2.92	.080	.115	
B	0.38	1.01	.015	.040	
B1	0.38	0.97	.015	.038	5
B2	1.14	1.78	.045	.070	
B3	1.14	1.73	.045	.068	5
C	0.38	0.81	.014	.024	
E1	0.38	0.56	.014	.022	5
D	14.23	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	11.68	12.88	.460	.507	7
E	9.65	10.67	.380	.420	4,7
E1	6.96	8.09	.270	.320	7
E2	-	0.76	-	.030	8
H	1.50 BSC		.059 BSC		
H1	5.08 BSC		.200 BSC		
L1	5.94	6.66	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3.56	4.06	.140	.160	3
ØP	3.54	4.08	.139	.161	
Ø	2.54	3.42	.100	.135	

- LEAD ARRANGEMENT
- 1 - GATE
 - 2 - SIGNAL
 - 3 - SOURCE
- UNIT CONVERSION
- 1 - GATE
 - 2 - SIGNAL
 - 3 - SOURCE
 - 4 - INCH
 - 5 - MILLIMETER
 - 6 - HOLE
 - 7 - HOLE
 - 8 - HOLE

TO-220AB Part Marking Information

EXAMPLE: T HIS IS AN IRF1010
 LOT CODE 1789
 ASSEMBLED ON WW19,2000
 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"

TO-220AB package is not recommended for Surface Mount Application.