

Quad 2-Input "NAND" Schmitt Trigger

The HT4093A Schmitt trigger is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These devices find primary use where low power dissipation and/or high noise immunity is desired. The HT4093A may be used in place of the HT4011A quad 2-input NAND gate for enhanced noise immunity or to "square up" slowly changing

Features

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Triple Diode Protection on All Inputs
- Pin-for-Pin Compatible with CD4093
- Can be Used to Replace HT4011A
- Independent Schmitt-Trigger at each Input
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	- 0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	- 0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	- 55 to +125	°C
T _{stg}	Storage Temperature Range	- 65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


¹ Temperature Derating: "D/DW" Packages: -7.0mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



PIN ASSIGNMENT




LOGIC DIAGRAM



V_{DD} = PIN 14
 V_{SS} = PIN 7

EQUIVALENT CIRCUIT SCHEMATIC
(1/4 OF CIRCUIT SHOWN)



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	-55° C		25° C			125° C		Unit	
			Min	Max	Min	Typ (Note 2)	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	–	0.05	–	0	0.05	–	0.05	Vdc	
		10	–	0.05	–	0	0.05	–	0.05		
		15	–	0.05	–	0	0.05	–	0.05		
	V _{OH}	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc	
		10	9.95	–	9.95	10	–	9.95	–		
		15	14.95	–	14.95	15	–	14.95	–		
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source	I _{OH}	5.0	-3.0	–	-2.4	-4.2	–	-1.7	–	mA
			5.0	-0.64	–	-0.51	-0.88	–	-0.36	–	
			10	-1.6	–	-1.3	-2.25	–	-0.9	–	
			15	-4.2	–	-3.4	-8.8	–	-2.4	–	
	Sink	I _{OL}	5.0	0.64	–	0.51	0.88	–	0.36	–	mA
			10	1.6	–	1.3	2.25	–	0.9	–	
			15	4.2	–	3.4	8.8	–	2.4	–	
Input Current	I _{in}	15	–	±0.1	–	±0.00001	±0.1	–	±1.0	μA	
Input Capacitance (V _{in} = 0)	C _{in}	–	–	–	–	5.0	7.5	–	–	pF	
Quiescent Current (Per Package)	I _{DD}	5.0	–	0.25	–	0.0005	0.25	–	7.5	μA	
Total Supply Current (Notes 3 & 4) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (1.2 μA/kHz) f + I _{DD} I _T = (2.4 μA/kHz) f + I _{DD} I _T = (3.6 μA/kHz) f + I _{DD}						–	15	
		10							–	30	
		15							–	–	
Hysteresis Voltage	V _{H†}	5.0	0.3	2.0	0.3	1.1	2.0	0.3	2.0	Vdc	
Threshold Voltage Positive-Going	V _{T+}	10	1.2	3.4	1.2	1.7	3.4	1.2	3.4	Vdc	
		15	1.6	5.0	1.6	2.1	5.0	1.6	5.0		
		5.0	2.2	3.6	2.2	2.9	3.6	2.2	3.6		
	V _{T-}	10	4.6	7.1	4.6	5.9	7.1	4.6	7.1	–	
Negative-Going	V _{T-}	15	6.8	10.8	6.8	8.8	10.8	6.8	10.8	Vdc	
		5.0	0.9	2.8	0.9	1.9	2.8	0.9	2.8		
		10	2.5	5.2	2.5	3.9	5.2	2.5	5.2		
		15	4.0	7.4	4.0	5.8	7.4	4.0	7.4	–	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

² Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

³ The formulas given are for the typical characteristics only at 25° C.

⁴ To calculate total supply current at loads other than 50 pF:



$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$




where: I_T is in μA (per package), C_L in pF, V = (V_{DD} – V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.




SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, $T_A = 25^\circ \text{ C}$)

Characteristic	Symbol	V_{DD} Vdc	Min	Typ (Note 5)	Max	Unit
Output Rise Time	t_{TLH}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Output Fall Time	t_{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time	t_{PLH}, t_{PHL}	5.0 10 15	- - -	125 50 40	250 100 80	ns

5 Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Figure 1. Switching Time Test Circuit and Waveforms

Figure 2. Typical Schmitt Trigger Applications




SOIC-14 NB
 CASE 751A-03
 ISSUE K



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
A3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
e	1.27 BSC	0.050 BSC		
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0 _a	7 _a	0 _a	7 _a




DIMENSIONS: MILLIMETERS
 *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

TSSOP-14
 CASE 948G
 ISSUE B


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM:	MILLIMETER		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
H	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
M	0.0	8.0	0.0	8.0



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.