

## 深圳市汉昇实业有限公司

# HS19264G06A 规格书

	制作	审核	批准
汉昇			

版本: VER 1.0	
-------------	--

深圳市汉昇实业有限公司

地址: 深圳市南山区西丽镇牛成村 208 栋亿莱工业大厦 5 楼

电话: 0755-86114312/86114313/86114313

传真: 0755-86114314

网址: <u>www.hslcm.com</u>

Revision	Date	Description	Written By	Approved By
1.0	2019-05-16	<b>麦克斯 &amp; 技术支持加微信</b> 广东 深圳		



HS19264G06A 又昇 SIZE:107.5\*47.1\*6.1 VA:104\*39 AA:97.5\*32.5 IIC DOTS:192\*64 IC:ST7525 4SPI WX:13418624768 IN8080/6800

## **CONTENTS**

- **1.0 GENERAL SPECIFICATION**
- 2.0 LCM NUMBERING SYSTEM
- **3.0 OUTLINE DRAWING**
- 4.0 INTERFACE PIN DESCRIPTION
- 5.0 BLOCK DIAGRAM
- 6.0 OPERATING PRINCIPLE & DRIVING METHOD
- 7.0 ABSOLUTE MAXIMUM RATINGS
- 8.0 ELECTRICAL CHARACTERISTICS
- 9.0 ELECTRO-OPTICAL CHARACTERISTICS
- **10.0 STANDARD SPECIFICATION FOR RELIABILITY**
- **11.0 QUALITY ASSURANCE**
- 12.0 PRECAUTIONS FOR USING LCD MODULE
- **13.0 MANUFACTURER CONTACT**

### **1.0 GENERAL SPECIFICATION**

Item	Contents	Unit
LCD type	STN TRANSMISSIVE/NEGATIVE	-
Viewing direction	6:00	O'Clock
Module size (W×H×T)	1075××47.1×6.1 (excluded FPC length)	mm
Viewing area (W×H)	10; 57×: 9.0	mm
Driver IC	ST7525	-
Number of dots	192×64	-
Backlight type	7LEDS White 2.9V 105mA	-
Interface type	Serial interface	-
Operating temperature	-20 ~ 70	°C
Storage temperature	-30 ~ 80	°C


### 2.0 LCM NUMBERING SYSTEM

## <u>HS</u> <u>19264</u> <u>G06A</u> (1) (2) (3)

(1) ShenZhen HanshengIndustrail Co Ltd

(2) Number of dots

(3) Serial number



4	.0	INTERFACE	PIN DESCRIPTION

Pin no.	Symbol		Function(parallel)								
1	ESD	the ESD Pin can connect	the ESD Pin can connect To the Ground								
2	VG	VG is the LCD driving voltage for segment circuits at positive frame									
3	XV0	XV0 is the LCD driving voltage for common circuits at positive frame									
4	V0	V0 is the LCD driving vol	V0 is the LCD driving voltage for common circuits at negative frame								
5	UDD	D 1									
6	VDD	Power supply	Power supply								
7	VSS	Ground									
8	V 55	Ground									
9	BM2	BM0=1,BM1=0,BM2	2=1 IIC BM0=0,BM	11=0,BM2=0 4SPI							
10	BM1	BM0=1,BM1=1,BM2	BM0=1,BM1=1,BM2=1 INTER6800								
11	RBM0	BM0=0,BM1=1,BM2=1 INTER8080									
12	CS0	This is the chip select	signal. SPI-CS								
13	A0		least significant bit of the r ther the data bits are data o								
14	ERD	68:Read/Write contro	ol input pin. 80:Read enab	le input pin							
15	RWR	68:Read/Write contro	l input pin. 80:Write enal	ble input pin.							
16	RST	A reset pin.									
17	D2	Data Bus	Serial clock input	Serialclockinput							
18	D1	Data Bus	Serial data input	Serialdatainput							
19-24	D2-D7	Data Bus	IIC	SPI							
25-26	ESD	The ESD Pin can co	nnect To the Ground								


4-line SPI mode:

D0 and D4 must be connected together for SCL. D1 to D3 must be connected together for SDA

I2C interface :

D0 and D4 must be connected together for SCL. D1 to D3 must be connected together for SDA.

### 5.0 BLOCK DIAGRAM



					COMN	AND T	ABLE					
INSTRUCTION	AO	R/W			. 0	OMMA	ND BYT	E			DESCRIPTION	
Markochok	~~	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION	
Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	DO	Write data to DDRAM	
Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	DO	Read data from DDRAM Only for parallel interface and I <sup>2</sup> C	
Read Status Byte	0	1	ID0	MX	MY	WA	DE	0	0	0	Read status byte	
(parallel interface)	ĕ		0	0	0	0	0	0	ID2	ID1	Only for parallel interface	
Set Column Address LSB	0	0	0	0	0	0	CA3	CA2	CA1	CAO	Set column address of RAM	
Set Column Address MSB	0	0	0	0	0	1	CA7	CA6	CA5	CA4		
Set Scr <mark>o</mark> ll Line	0	0	0	1	SL5	SL4	SL3	SL2	SL1	SL0	Specify line address for the 1 <sup>st</sup> display line of DDRAM (vertical scrolling)	
Set Page Address	0	0	1	0	1	1	PA3	PA2	PA1	PAO	Set page address of RAM	
Set Contrast	0	0	1	0	0	0	0	0	0	1	2-byte instruction. Set Vop	
oet oonaast	U.	U.S.	EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV0	voltage	
Set Partial Screen Mode	0	0	1	0	0	0	0	1	0	PS	PS=1: Enable partial mode	
Set RAM Address Control	0	0	1	0	0	0	1	AC2	AC1	AC0	Set column and page address behavior	
Set Frame Rate	0	0	1	0	1	0	0	0	FR1	FR0	Set frame frequency	
Set All Pixel ON	0	0	1	0	1	0	0	1	0	AP	Set all display segments on	
Set Inverse Display	0	0	1	0	1	0	0	1	1	INV	Set inverse display	
Set Display Enable	0	0	1	0	1	0	1	1	1	PD	PD=0: Chip is in power down mode	
Scan Direction	0	0	1	1	0	0	0	MY	MX	0	Set COM and SEG scan direction	
Software Reset	0	0	1	1	1	0	0	0	1	0	Set software reset	
NOP	0	0	1	1	1	0	0	0	1	1	No operation	
Set Bias	0	0	1	1	1	0	1	0	BR1	BRO	Set internal bias circuit	
or an and a state	31	1000	1	1	1	1	0	0	0	1	2-byte instruction. Set	
Set COM End	0	0			CEN5	CEN4	CEN3	CEN2	CEN1	CENO	display duty	
			1	1	1	1	0	0	1	0	Set partial start for partial	
Partial Start Address	0	0			DST5	DST 4		DST 2		DSTO	display screen	
	8 8		1	1	1	1	0	0	1	1	Set partial end for partial	
Partial End Address	0	0			DEN5	DEN4	DEN3	n 1960 - 1	DEN1	DENO	display screen	
	8——0		1	1	1	1	0	0	0	0	Set test command table	
Test Control	0	0		•			2	× 1		5	Set test command table	

### 6.0 OPERATING PRINCIPLE & DRIVING METHOD

INSTRUCTION	AO	R/W	COMMAND BYTE								DESCRIPTION			
	AU	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION			
	0	0	1	1	1	1	1	1	1	0				
Read Status Byte			0	0		ID0	MX	MY	WA	DE	0	0	0	Read status byte
			0	0	0	0	0	0	ID2	ID1	-			
Read Data	0	0	1	1	1	1	1	1	1	1	Read data from DDRAM			
Neau Data	1	1	D7	D6	D5	D4	D3	D2	D1	DO	Read data IIOIII DDRAW			


Note: 1. Do not use instructions not listed in these tables (Command Table). 2. "--" = Disabled bit. It can be either logic 0 or 1.

9

### 7.0 ABSOLUTE MAXIMUM RATINGS 12. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Unit
Digital Power Supply Voltage	VDDI (VDD1)	-0.3 ~ 4.0	V
Analog Power Supply Voltage	VDDA (VDD2 & VDD3)	-0.3 ~ 4.0	V
LCD Power Supply Voltage	V0-XV0	-0.3 ~ 13.5	V
LCD Power Supply Voltage	VG	-0.3 ~ 4.0	V
Input Voltage	VIN	-0.3 ~ VDD1+0.3 <sup>'4</sup>	V
Operating Temperature	TOPR	-30 to +85	°C
Storage Temperature	TSTR	-55 to +125	°C

In accordance with the Absolute Maximum Rating System; please refer to notes 1~4.



Chip side

#### Notes

- Insure the voltage levels of V0, VDDA, VG, VM, VSS and XV0 always match the correct relation while operating: V0 ≥ VDDA > VG > VM > VSS ≥ XV0
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
- Stresses exceed the Limiting Values listed above may cause permanent damage to IC. These values are stresses only. IC should be operated under DC/Timing Characteristics condition for normal operation. If this condition is not met, IC operation may be error and the reliability may be deteriorated.
- 4. VIN should be less than or equal to 3.6V (VIN≤3.6V).

### 8.0 ELECTRICAL CHARACTERISTICS 13. DC CHARACTERISTICS

VSS=VSS1=VSS2=VSS3=0V; Bare chip; Temp. = -30°C to +85°C; unless otherwise specified.

ltem	Cumhal		Condition		Rating	I	Unit	Applicable
item	Symbol		Mi			Max.	Unit	Pin
Operating Voltage (1)	VDD1			1.65		3.6	V	VDD1
Operating Voltage (2)	VDD2			2.4		3.6	v	VDD2
Operating Voltage (2)	VDD3			2.4		3.0	V	VDD3
LCD Power Supply Voltage	Vop	19		4.8	<u> 19 - 2</u> 1	11.5	V	V0-XV0
Input High-Level Voltage	VIHC			0.7 x VDD1	(1 <del></del>	VDD1	v	MPU Interface
Input Low-Level Voltage	Villo			VSS1	-	0.3 x VDD1	v	MPU Interface
Output High-Level Voltage	V <sub>OHC</sub>	l <sub>ouτ</sub> =1r	nA, VDD1=1.8V	0.8 x VDD1		VDD1	V	D[7:0]
Output Low-Level Voltage	Volc	lout=-1	mA, VDD1=1.8V	VSS1		0.2 x VDD1	V	D[7:0]
Input Leakage Current	lu			-1.0	8 <u>—3</u> 1	1.0	μA	MPU Interface
		Ta=25°C	Vop=10V, ∆V=1V	-	0.7		KΩ	COMx
LCD Driver ON Resistance	Ron	Bias=1/9	VG=2.2V, ΔV=0.22V	-	0.7	· · · · · · ·	KΩ	SEGX
Frame Frequency	fFR.		ty, FR[1:0]=(0,0), īa = 25℃	72	76	80	Hz	

Note:

 The LCD Output Voltage (Vop) range of the measurement environment is as follows: V0 to XV0 : 1uF

The maximum possible Vop voltage that may be generated is dependent on voltage, temperature and panel loading.

Bare chip current consumption with internal power system:


Trat Dettern	Cumula al	Oanditian		Rating		11	
Test Pattern	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Display Pattern: SNOW (Static)	ISS	VDD1=VDD2=VDD3=3V, Vop=10V, Bias=1/9, Frame Rate=76Hz, Ta=25°C		150		μA	
Power Down	ISS	VDD1=VDD2=VDD3=3V, Ta=25°C		2	5	μA	

Note:

The Current Consumption is DC characteristics.

### 9.0 ELECTRO-OPTICAL CHARACTERISTICS

System Bus Read/Write Characteristics (For the 8080 Series MPU)




Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		5	10-01	
Address hold time	AU	tAH8		10	10-11	
System write cycle time		tCYC8		190	10.51	
Write L pulse width	MR	tCCLW		80	10-11	1
Write H pulse width		<b>t</b> CCHW		80	1000	ns
Read L pulse width	(DD	tCCLR		100	2574	
Read H pulse width	/RD	tCCHR		100	(154)	
Data setup time (Write)	DI7:01	tDS8		60	(57)	
Write Data hold time (Write)	D[7:0]	tDH8		5	1570	1

Note :

1. All timing is specified using 20% and 80% of VDD1 as the reference.

 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYC8 - tCCLW - tCCHW) for (tr + tf) ≤ (tCYC8 - tCCLR - tCCHR) are specified.

3. tCCLW (tCCLR) is specified as the overlap between CS0 being "L" and /WR (/RD) being "L".




#### System Bus Read/Write Characteristics (For the 6800 Series MPU)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Control setup time	AO	tAW6		5	849	
Control hold time	R/W	tAH6		10	848	
System cycle time		tCYC6		190	823	]
Enable H pulse width (WRITE)		tEWHW		80	1.41	
Enable L pulse width (WRITE)	E	tEWLW		100	1940	ns
Enable H pulse width (READ)		tEWHR		100	13-417	
Enable L pulse width (READ)		tEWLR		100	(1 <b>-</b> 5)	
Write data setup time	D[7:0]	tDS6		60	12-07	
Write data hold time	D[7:0]	tDH6		5	-	1

Note :

- 1. All timing is specified using 20% and 80% of VDD1 as the reference.
- The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) ≤ (tCYC6 – tEWLW – tEWHW) for (tr + tf) ≤ (tCYC6 – tEWLR – tEWHR) are specified.
- 3. tEWLW and tEWLR are specified as the overlap between CS0 being "L" and E being "H".

#### SERIAL INTERFACE (4-Line Interface)




Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC	5	110	2 2	
SCL "H" pulse width	SCL	tSHW		40	2	
SCL "L" pulse width		tSLW		40	2	
Address setup time	A0 -	tSAS		10	2	
Address hold time		tSAH		10	2 4	ns
Data setup time		tSDS		20	1 4	
Data hold time	SDA	tSDH		10	-	
CS0 setup time	020	tCSS		20	-	1
CS0 hold time	CS0	tCSH		10	-	1

Note :

1. All timing is specified using 20% and 80% of VDD1 as the standard.

2. The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

### SERIAL INTERFACE (I<sup>2</sup>C Interface)




(VDD1 = 1.8V ~ 3.3V, Ta = 25°C)

				Rating		
Item	Signal	Symbol	Condition	Min.	Max.	Unit
SCL clock frequency		fSCL		5	400	kHZ
SCL clock low period	SCL	tLOW		1.3	1173	
SCL clock high period		tHIGH		0.6	1978	1
Data set-up time		tSU;Data		0.1	1922	]
Data hold time		tHD;Data		0	0.9	1
Setup time for a repeated START condition	SDA	tSU;STA		0.6	56 <u>8</u> 8	us
Start condition hold time	SUA	tHD;STA		0.6	2	
Setup time for STOP condition		tSU;STO		0.6	825	
Bus free time between a STOP and START		tBUF		0.1	32) -	3
Signal rise time		tr		20+0.1Cb	300	
Signal fall time	SCL	tf		20+0.1Cb	300	ns
Capacitive load represented by each bus line	SDA	Cb		-	400	pF
Tolerable spike width on bus		tSW		-	50	ns

#### Note :

All timing is specified using 20% and 80% of VDD1 as the standard.

#### **RESET TIMING**



(VDD1 = 1.8V ~ 3.3V, Ta = 25°C)

ltem	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		=	1	
Reset "L" pulse width	tRW		1	1778	ms

### **10.0 STANDARD SPECIFICATION FOR RELIABILITY**

		specification of Reliability Test	
No.	Test Item	Content of Test	Test Condition
1	High temperature operation	Endurance test applying the high storage temperature for a long time.	+70°C for 500Hrs
2	Low temperature operation	Endurance test applying the low storage temperature for a long time.	-20°C for 500Hrs
3	Low temperature storage	Endurance test applying the low storage temperature for a long time.	-30 °C for 500hrs
4	High temperature storage	Endurance test applying the low storage temperature for a long time.	+80 °C for 500hrs
5	Damp heat Operation	Endurance test applying the electric stress and temperature / humidity stress to the element for a long time.	+60 °C, 95%RH for 500Hrs
6	Thermal cycles operation	Endurance test applying the thermal shock operation for a long time.	Display on , 2h at -30°C ; shift from - 30°C to + 80°C with gradient of 3°C/min; 2 h at 80°C; shift from +80°C to - 30°C with gradient of 2°C/min , repeated 100 times.
7	Thermal shocks	Endurance test applying the thermal shock operation for a long time.	Display off, 1h at -30°C ; shift from - 30°C to + 80°C in 10 s max. 1 h at 80°C; shift from + 80°C to - 30°C in 10 s max. , repeated 100 times
8	Random vibrations	Endurance test applying the vibrations. for a long time when transportation	Test 3 axes during 8 hour/axe - from 5 to 200 Hz: Acc = 10G - from 200 to 500 Hz : Amplitude =5mm - from 5 to 12HZ. Scanning speed= 1 octave / min
9	ESD test	To check the immunity of display to ESD incurred during storage, handling, maintenance and assembly operation.	Discharge resistance = $2k\Omega$ Discharge capacitance = $150pF$ Number of discharges = $3times$ Discharge interval = $3 \sec$ Discharge voltage = $\pm 2 kV$ on COG connection interface.
10	FPC pull test	To verify the FPC/ glass connection resistance to pull forces applied to the FPC.	Keeping the LCD fixed, pull the FPC/FFC with a force F= 40 N for cm width of FPC at glass connection.

### 10.1 Standard specification of Reliability Test

11	FPC peel test	To verify the FPC/ glass connection resistance to peel forces applied to the FPC.	Keeping the LCD fixed, pull the FPC/FFC according to the figure above with a force F= 10 N for cm width of FPC at glass connection. The minimum bending radius has to be 2 mm
----	---------------	---	---

Remarks:

1) For operation test, above specification is applicable when test pattern is changing during entire operation test.

2) Inspections after reliability tests are performed when the display temperature resumes back to room temperature.

3) It is a normal characteristic that some display abnormality can be seen during reliability test. If the display abnormality can resume back to normal condition at room temperature within 24hours, there is no permanent destruction over the display. The display still possesses its functionality after reliability tests.

#### 10.2 Failure Judgment Criteria


After the reliability tests above, test sample shall be let return to room temperature and humidity for at least 4 hours before final tests are carried out.

Criterion Item	Failure Judgment Criteria
Electrical characteristic	Electrical short and open.
Mechanical characteristic	Out of mechanical specification
Optical characteristic	Out of the Appearance Standard

### **11.0 QUALITY ASSURANCE**

#### **11.1 Inspection Standard**

Item	Contents
Objective	This product inspection standard is intended to provide an inspection guideline for the
	LCD or LCM products manufactured by the Company for automotive customer MM.
Scope	Applicable to the inspection criteria of dimension, appearance, functionality etc.for the
	LCD or LCM products supplied to the customer MM. Criteria not included in this
	Inspection Standard will be justified in accordance with any documents agreed upon
	otherwise.
Inspection Unit	An inspection unit is a unit of display under inspection. The unit for the dimension
	addressed in this inspection standard is referring to mm, unless otherwise specified.
Inspection System	1: Inspection system includes inspection during production inspection and outgoing
	product inspection.
	2: Process inspection is the inspection for appearance and functionality of the products
	during the production process.
	3: Outgoing inspection is the inspection for the finished products prior to the delivery,
	based on defined sampling plan.



Inspection Item	Acceptance/Reject	Acceptance/Rejection Criteria				
Functional	<ol> <li>No display defect is not acceptable.</li> <li>Abnormal display defect is not acceptable.</li> <li>Missing segment and extra segment is not acceptable.</li> <li>Dim contrast or dark contrast is not acceptable.</li> <li>Current consumption (Idd MAX) shall not exceed the limit specified on the MI.</li> <li>Wrong/reversed viewing angle is not acceptable.</li> <li>Uneven contrast or stripe defect shall be in accordance with master sample. (Refer to specified limit sample if applicable)</li> <li>Display character/ pattern shall be referred to the Test Instruction of the related models.</li> </ol>		Major	Visual	A	
Pattern Deformation	A A A A A A A A A A A A A A A A A A A	) or $A \leq 1/4W$ , rer is less or $A > 1/4W$ , rer is less ion shall not cau	Acceptable Number 1 per segment 3 per display Unlimted	Major	Visual Magni fier	A
Black or white spots (on pattern), pin hole	length length length length width length width length width $d \le 0.1$ $0.15 < d \le 0.2$ d > 0.2 d = (length + 1) Note: Number of spot shall not be more than 1 If 2 spots exist, the distance must be > 2	nm) Accep 5 U 0.25 25 width) / 2		Minor	Visual Magni fier	A


### **11.2** Acceptance Criteria (Zastron internal standard: JU-MM)

Chip-out	A. General chip-out (for glass edges and glass corner along perimeter	Minor	Visual	В
	seal)		Magni fier	
	XYZ $\leq 2.0$ $\leq 1.5$ or $\leq Ls$ , whichever is less $\leq 1/2t$ $\leq 2.0$ $\leq 1.0$ or $\leq Ls$ , whichever is less $\leq 1/2t$ $\leq 2.0$ $\leq 1.0$ or $\leq Ls$ , whichever is less $\leq t$ X = length parallel with glass edge. Y = width perpendicular with glass edge Z = height of glass $Z$			
	t = single glass thickness Note:			
	Chip out shall not reach the perimeter seal.			
	B: Chip-out at terminal ledge or back of terminal ledge, but no exactly on terminal	Minor	Visual Magni	В
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		fier	
	Note: In the event that the distance between the chip-out location and the terminal is less than the width of ITO pad Le, the acceptance criteria of chip-out on terminal shall apply.			

	C: Chip-out and protube	rance at termir	nals			Minor	Visual	В
			Meet t	W he dimensince of the d			Magni fier	
	X ≤0.5 Le & not bridge two adjacent ITO pads.	Y ≤0.2L or ≤2 whichever		Z ≤1/2t				
	Note: Chip out and protuberance Protuberance is not allow D: Chip-out at corner (I'	red if affect ass		e same ITO	) pad.	Minor	Visual	В
			X ≤2.0	Y ○ ≤2.0	Z ≤t		Magni fier	
Crack line	Crack line is not acceptab	ble.				Minor	Visual Magni fier	A & B
Number of Chip- out	Maximum acceptable nur on ITO ledge. Distance between chip-ou	nber of chip-ou	ut: 2 defec	ts per LCE	); 1 defect	Minor	Visual	В

Black spot			Visual	A
White spot	W Acceptable		Magni	
Bubble	$\begin{array}{c c} \bullet & D & Number \\ \hline \bullet & D \leq 0.15 & Unlimited \\ \end{array}$	Minor	fier	
Foreign material		Minor		
Dent	$0.15 < D \le 0.25$ 1			
	D>0.25 0			
	W Note: If 2 spots exist, the distance must be > 20mm between each other			
	← → →			
	L			
	D= (L+W) /2			
Scratch line		Minor	Visual	A
Dark line			Magni	
Lint	↓ W		fier	
	Acceptable			
	Length Width Number			
	L≤3.0 W≤0.015 2			
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			
	W $>0.03$ 0Note: If 2 line defects co-exist, the distance must be > 20mm			
	between each other			
Endseal		Minor	Visual	A,B
	$\overrightarrow{\leftarrow}$ A: Length of end-sealant		Magni	
			fier	
	B: Length of seal mouth C: Perimeter seal wi			
	dth			
	1 Minimum emerant of and contact filled A> 1/2 D			
	<ol> <li>Minimum amount of end-sealant filled, A&gt; 1/3 B</li> <li>Maximum amount of end-sealant shall not spread over to Zone A,</li> </ol>			
	Viewing Area (VA).			
	3.Dimension of end seal shall meet the dimension specified on the			
	drawing.			
	4.Deformation of perimeter seal which result in perimeter seal			
	becoming less than 1/3 C is not acceptable.			
Polarizer	Polarizer position shall meet the dimension tolerance indicated on the	Minor	Visual	A,B
	drawing			
D 1 1 1	Background color shall not exceed the range of the limit sample.	Minor	Visual	A
Background color				
	Obvious uneven coloration (rainbow) shall not be seen.			
Ink printing	1. Pattern position on the display shall match the MI/drawing.	Major	Visual	A
	<ol> <li>Pattern position on the display shall match the MI/drawing.</li> <li>Pattern appearance shall match the MI/drawing.</li> </ol>	Major	Visual	A
	<ol> <li>Pattern position on the display shall match the MI/drawing.</li> <li>Pattern appearance shall match the MI/drawing.</li> <li>Reverse printing is not acceptable.</li> </ol>	Major Major	Visual Visual	A
	<ol> <li>Pattern position on the display shall match the MI/drawing.</li> <li>Pattern appearance shall match the MI/drawing.</li> <li>Reverse printing is not acceptable.</li> <li>Printing color shall match the master sample.</li> </ol>	Major Major Major	Visual Visual Visual	A
	<ol> <li>Pattern position on the display shall match the MI/drawing.</li> <li>Pattern appearance shall match the MI/drawing.</li> <li>Reverse printing is not acceptable.</li> <li>Printing color shall match the master sample.</li> <li>Insufficient ink, blur, missing pattern, broken pattern are not</li> </ol>	Major Major	Visual Visual	A
	<ol> <li>Pattern position on the display shall match the MI/drawing.</li> <li>Pattern appearance shall match the MI/drawing.</li> <li>Reverse printing is not acceptable.</li> <li>Printing color shall match the master sample.</li> </ol>	Major Major Major	Visual Visual Visual	A

	7. The printed patterns shall be free of stain, fingeprint and scratch.	Major	Visual	
			Magni	
			fier	
	8. Spot/pinhole on the pattern.	Major	Visual	
	D Acceptable Number			
	$M_{W}$ D $\leq 0.15$ Unlimited			
	0.15 <d≤0.25 1<="" td=""><td></td><td></td><td></td></d≤0.25>			
	D>0.25 0			
	L Note:			
	If 2 spots exist, the distance must be > 20mm between each other			
	D = (L+W) /2			
	9. Ink pattern deformation	Minor	Visual	A
			Magni	
			fier	
	Protrusion $\leq 0.10$ or $\leq 1/4$ W, whichever is less,			
	Indentation $\leq 0.10$ or $\leq 1/4$ W, whichever is less			
	10. Ink line deformation	Minor	Visual	Α
	$\rightarrow \square \leftarrow A$		Magni	
			fier	
	$   A \rightarrow F = F $			
	$\rightarrow \vdash \leftarrow B$			
	A-B≤0.15			
	11. Pattern misalignment	Minor	Visual	A
	i i		15441	• •
	12 o'clock			
	60°			
	60° 90°			
	bimension must meet the requirement on the drawing			
	bimension must meet the requirement on the drawing For 12 o'clock viewing angle product, light leakage between 90° to 60° shall not be seen.			
	bimension must meet the requirement on the drawing For 12 o'clock viewing angle product, light leakage between 90° to 60°			
HSC	60°       90°       60°         90°       60°       60°         60°       60°       60°         50°       60°       60°         60°       60°       60°         50°       60°       60°         60°       60°       6	Minor	Visual	В
HSC FPC	bimension must meet the requirement on the drawing For 12 o'clock viewing angle product, light leakage between 90° to 60° shall not be seen. For 6 o'clock viewing angle product, light leakage between 90° to -60°	Minor	Visual	В



Stiffening tape	1. The tape sticking position shall meet the requirement on the	Minor	Visual	В
~	MI/drawing.			_
Identity Label	2. Missing label/tape/marking is not acceptable.			
	3. The format of identification (including date code and product			
Identity marking	code) shall meet the requirement (eg. label, color marking, inkjet			
	printing) on the MI/drawing.			
Metal bezel	1. Dimension and specification shall meet the requirment on the	Major		В
	MI/drawing.			
	2. The lock tab of bezel shall not have wrong bending orientation,	Minor	Visual	В
	missing tab, or crack.			
	3.Bezel shall be free of rust, twist, deformation, finger print, oil stain and	Minor	]	В
	unknown contamination.			

### 12.0 PRECAUTIONS FOR USING LCD MODULE

### 12.1 Handing Precautions

- 12.1.1 The display panel is made of glass and polarizer. Do not subject it to mechanical shock by dropping or impact which may cause chipping especially on the edges.
- 12.1.2 Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead (glass, tweezers, etc.). The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 12.1.3 If the display surface becomes contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten cloth with Isopropyl alcohol or ethyl alcohol. Avoid using solvents like acetone (ketene), water, toluene, ethanol to clean the polarizer surface.
- 12.1.4 Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peel-off may occur with high temperature and high humidity.
- 12.1.5 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 12.1.6 Install the LCD Module by using the mounting holes. When mounting the LCD module make sure it is free of twisting, warping and distortion.
- 12.1.7 Exercise care to minimize corrosion of the electrode. Corrosion of the electrodes is accelerated by water droplets, moisture condensation or a current flow in a high-humidity environment.
- 12.1.8 NC terminal should be open. Do not connect anything.
- 12.1.9 If the logic circuit power is off, do not apply the input signals.
- 12.1.10 Avoid contacting oil and fats.
- 12.1.11 Condensation on the surface and contact with terminals due to cold will damage, stain or dirty the polarizers. After products are tested at low temperature they must be warmed up in a container before coming is contacting with room temperature air.
- 12.1.12 Wipe off saliva or water drops immediately, contact with water over a long period of time may cause deformation or color fading.

### **12.2 Electro-Static Discharge Control**

12.2.1 Since this module uses a CMOS LSI, the same careful attention should be paid to electrostatic discharge as for an ordinary CMOS IC.

- 12.2.2 Be sure to ground the body when handling the LCD modules. Tools required for assembling, such as soldering irons, must be properly grounded.
- 12.2.3 To reduce the amount of static electricity generated, do not conduct assembling and other work under dry conditions. To reduce the generation of static electricity, be careful that the air in the work is not too dried. A relative humidity of 50%-60% is recommended.
- 12.2.4 The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- 12.2.5 When soldering the terminal of LCM, make certain the AC power source for the soldering iron does not leak.

#### 12.3 Precaution for soldering to the LCM


- 12.3.1 Observe the following when soldering lead wire, connector cable and etc. to the LCD module.
  - Soldering iron temperature: 300 ~ 350°C.
  - Soldering time:  $\leq 3$  sec.
  - Solder: eutectic solder.

Above is a recommended approach based on a 5mm distance between soldering point and pin contact point. Due to different solder composition, actual distance between soldering and contact point, and processing method, it is recommended that customer to study and fine tuning their soldering process parameters accordingly so that the temperature at pin-LCD contact point does not exceed 85°C during soldering..

12.3.2 If soldering flux is used, be sure to remove any remaining flux after finishing to soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended that you protect the LCD surface with a cover during soldering to prevent any damage due to flux spatters.

### 12.4 Precautions for Operation

- 12.4.1 Viewing angle varies with the change of liquid crystal driving voltage  $(V_0)$ . Adjust  $V_0$  to show the best contrast.
- 12.4.2 Driving the LCD in the voltage above the limit shortens its lifetime.
- 12.4.3 Response time is greatly delayed at temperature below the operating temperature range. However, it will recover when it returns to the specified temperature range.
- 12.4.4 If the display area is pushed hard during operation, the display will become abnormal. However, it will return to normal if it is turned off and then back on.
- 12.4.5 When turning the power on, input each signal after the positive/negative voltage becomes stable (below figure is a general illustration where typical value depends on individual product design).



### 12.5 Storage

- 12.5.1 When storing LCDs as spares for some years, the following precautions are necessary.
  - Store them in a sealed polyethylene bag. If properly sealed, there is no need for desiccant.
  - Store them in a dark place. Do not expose to sunlight or fluorescent light, keep the temperature between 0°C and 35°C.
- 12.5.2 Environmental conditions:
  - Do not leave them for more than 168hrs. at 60°C.
  - Should not be left for more than 48hrs. at -20°C.

#### 12.6 Safety

- 12.6.1 It is recommended to crush damaged or unnecessary LCD into pieces and wash them off with solvents such as acetone and ethanol, which should later be burned.
- 12.6.2 If any liquid leaks out of a damaged glass cell and comes in contact with the hands, wash off thoroughly with soap and water.

### **13.0 MANUFACTURER CONTACT:**

Tel: +86-755-86114312 FAX: +86-755-86114313 mail:790969240@163.com