

ATA663211

LIN Transceiver

Features


- · ISO 26262 Functional Safety Ready
- · Supply Voltage up to 40V
- Operating Voltage V_{VS} = 5V to 28V
- · Very Low Supply Current
 - Sleep mode: Typically 9 μA
 - Fail-Safe mode: Typically 80 μA
 - Normal mode: Typically 250 μA
- · Fully Compatible with 3.3V and 5V Devices
- LIN Physical Laver according to LIN 2.0, 2.1, 2.2. 2.2A and SAEJ2602-2
- Wake-Up Capability through LIN bus (100 μs Dominant)
- External Wake Up through WKin pin (100 μs Low Level)
- INH Output to Control an External Voltage Regulator or to Switch the Commander Pull-Up
- · Wake-Up Source Recognition
- · TXD Time-Out Timer
- · Bus Pin is Overtemperature and Short-Circuit Protected vs. GND and Battery
- · Advanced EMC and ESD Performance
- · Fulfills the OEM "Hardware Requirements for LIN in Automotive Applications Rev.1.3"
- · Interference and Damage Protection according to ISO7637
- · Qualified according to AEC-Q100 and AEC-Q006
- Package: 8-Lead VDFN, 8-Lead SOIC, with Wettable Flanks (Moisture Sensitivity Level 1)

Description


The ATA663211 device is a fully integrated LIN transceiver designed in compliance with the LIN specification 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2. It interfaces the LIN protocol handler and the physical layer. The device is designed to handle the low-speed data communication in convenience electronics, for example, in vehicles. Improved slope control at the LIN bus ensures data communication up to 20 Kbaud. Sleep mode guarantees minimal current consumption even in the case of a floating bus line or a short circuit on the LIN bus to GND.

Note: The current LIN standards use the terminology "Master" and "Slave". The LIN standard groups have decided "Commander" that the terms "Responder" will be used in future.

Package Types



ATA663211 Block Diagram



1.0 FUNCTIONAL DESCRIPTION

1.1 Physical Layer Compatibility

Since the LIN physical layer is independent of higher LIN layers (for example, LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes based on earlier versions (for instance, LIN 1.0, LIN 1.1,LIN 1.2, LIN 1.3) without any restrictions.

1.2 Operating Modes

FIGURE 1-1: ATA663211 OPERATING MODES




TABLE 1-1: ATA663211 OPERATING MODES

Operating Mode	Transceiver	INH	LIN	TXD	RXD
Fail-Safe	OFF	ON	Recessive	Signaling fail-safe sources (see Table 1-2)	
Normal	ON	ON	TXD-dependent	Follows data transmission	
Sleep/Unpowered	OFF	OFF	Recessive	Low	High Ohmic

1.2.1 NORMAL MODE

This is the normal transmitting and receiving mode of the LIN Interface, in accordance with LIN specification 2.x.

1.2.2 SLEEP MODE

A falling edge at EN switches the IC into Sleep mode. While in Sleep mode, the transmission path is disabled and the device is in Low-Power mode. Supply current from V_{BAT} is typically 9 $\mu A.$ In Sleep mode the INH pin is switched off. The internal termination resistor between the LIN pin and VS pin is disabled. Only a weak pull-up current (typical 10 $\mu A)$ between the LIN pin and VS pin is present. Sleep mode can be activated independently from the actual level on the LIN or WKin pin.

If the TXD pin is short-circuited to GND, it is possible to switch to Sleep mode though EN after t > t_{dom} .

1.2.3 FAIL-SAFE MODE

The device automatically switches to Fail-Safe mode at system power-up or after a wake-up event. The INH output is switched on and the LIN transceiver is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal mode. During Fail-Safe mode the TXD pin is an output, and, together with the RXD output pin, signals the fail-safe source.

If the device enters Fail-Safe mode coming from the Normal mode (EN = 1) due to a VS undervoltage condition ($V_{VS} < V_{VS_th_N_F_down}$), it is possible to switch into Sleep mode by a falling edge at the EN input. With this feature, the current consumption is further reduced.

A wake-up event from Sleep mode is signaled to the microcontroller using the RXD pin and the TXD pin. A VS undervoltage condition is also signaled at these two pins. The coding is shown in Table 1-2.

TABLE 1-2: SIGNALING IN FAIL-SAFE MODE

Fail-Safe Sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin)	Low	High
VS _{th} (battery) undervoltage detection V _{VS} < 3.9V	High	Low

Note 1: Assuming an external pull-up resistor (typical 5 kΩ) has been added on pin TXD to the power supply of the microcontroller.

1.3 Wake-Up Scenarios from Sleep Mode

1.3.1 REMOTE WAKE UP THROUGH LIN BUS


1.3.1.1 Remote Wake-up from Sleep Mode

A voltage lower than the LIN pre-wake detection VLINL at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer. A falling edge at the LIN pin, followed by a dominant bus level maintained for a certain period of time (>t_{bus}) and following a rising edge at the LIN pin result in a remote wake-up request and the device switches to Fail-Safe mode. The INH pin is activated (switches to VS) and the internal LIN termination resistor is switched on. The remote wake-up request is indicated by a low level at pin RXD and interrupts the microcontroller.


1.3.2 LOCAL WAKE UP THROUGH WKIN

A falling edge at the WKin pin followed by a low level maintained for a certain period of time (>t_WKin) result in a local wake-up request and the device switches to Fail-Safe mode. The INH pin is activated (switches to VS) and the internal LIN termination resistor is switched on. The local wake-up request is indicated by a low level at the TXD pin and a high level at the RXD pin, generating an interrupt for the microcontroller. Even when the WKin pin is low, it is possible to switch to Sleep mode via the EN pin. In this case, the wake-up signal has to be switched to high >10 μs before the negative edge at WKin starts a new local wake-up request.

FIGURE 1-2: LIN WAKE-UP FROM SLEEP MODE







1.3.3 WAKE-UP SOURCE RECOGNITION

The device can distinguish between different wake-up sources. The wake-up source can be read on the TXD and RXD pin in Fail-Safe mode according to Table 1-3, if an external pull-up resistor (typically 5 k Ω) has been

added on pin TXD to the power supply of the microcontroller. These flags are reset immediately if the microcontroller sets pin EN to high and the IC is in Normal mode.

TABLE 1-3: SIGNALING IN FAIL-SAFE MODE

Fail-Safe Sources	TXD	RXD
LIN wake up (LIN pin)	Low	Low
Local wake up (WKin pin)	Low	High
VS _{th} (battery) undervoltage detection (V _{VS} < 3.9V)	High	Low

Note 1: Assuming an external pull-up resistor (typical 5 kΩ) has been added on pin TXD to the power supply of the microcontroller.

1.4 Behavior under Low Supply Voltage Condition

After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the block capacitor used in the application (see **Figure "ATA663211 Block Diagram"**). If V_{VS} is higher than the minimum VS operation threshold $V_{VS_th_U_F_up}$, the IC mode changes from Unpowered mode to Fail-Safe mode, the INH output is switched on and the LIN transceiver can be activated.

If, during Sleep mode, the voltage level of V_{VS} drops below the under-voltage detection threshold $V_{VS_th_N_F_down}$ (typically 4.3V), the operation mode is not changed and no wake up is possible. Only if the supply voltage on the VS pin drops below the VS operation threshold $V_{VS_th_U_F_down}$ (typically 2.05V), does the IC switch to Unpowered mode.

If, during Normal mode, the voltage level on the VS pin drops below the VS undervoltage detection threshold $V_{VS_th_N_F_down}$ (typically 4.3V), the IC switches to Fail-Safe mode. This means that the LIN transceiver is disabled in order to avoid malfunctions or false bus messages. If the supply voltage V_{VS} drops further below the VS operation threshold $V_{VS_th_U_F_down}$ (typically 2.05V), the IC switches to Unpowered mode and the INH output switches off.

1.5 Pin Descriptions

The descriptions of the pins are listed in Table 1-4.

TABLE 1-4: PIN FUNCTIONING TABLE

Pin	Symbol	Function
1	RXD	Receive data output
2	EN	Enables Normal mode if the input is high
3	WKin	High-voltage input for local wake-up request. If not needed, connect directly to VS
4	TXD	Transmit data input
5	GND	Ground, heat slug
6	LIN	LIN bus line input/output
7	VS	Supply voltage
8	INH	Battery-related high-side switch output for controlling an external voltage regulator or to switch off the LIN Commander pull-up resistor; switched on after a wake-up request
Backside	EP	Heat slug, internally connected to the GND pin (only for the VDFN8 package)

1.5.1 OUTING PIN (RXD)

In Normal mode, this pin reports the state of the LIN bus to the microcontroller. LIN high (Recessive state) is indicated by a high level at RXD; LIN low (Dominant state) is indicated by a low level at RXD.

The output is an open drain; it is compatible with a 3.3V or 5V power supply. The AC characteristics are defined by an external pull-up resistor of 4.7 k Ω to 5V and a load capacitor of 20 pF.

In Unpowered mode, RXD is switched off.

1.5.2 ENABLE INPUT PIN (EN)

The enable input pin controls the operating mode of the device. If EN is high, the circuit is in Normal mode, with transmission paths from TXD to LIN and from LIN to RXD both active.

If EN is switched to low while TXD is still high, the device is forced to Sleep mode. This means that no data transmission is possible and current consumption is reduced to $I_{VSsleep}$ typical 9 μA .

The EN pin provides a pull-down resistor to force the transceiver into Recessive mode if EN is disconnected.

1.5.3 WKIN PIN

This pin is a high-voltage input used for waking up the device from Sleep mode. It is usually connected to an external switch in the application to generate a local wake up. A pull-up current source with typically 10 μA is implemented. The voltage threshold for a wake-up signal is typically 2V below the V_{VS} voltage.

If a local wake up is not needed in the application, the WKin pin can be connected directly to the VS pin.

1.5.4 INPUT/OUTPUT (TXD)

In Normal mode, the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high, the LIN output transistor is turned off and the bus is in the Recessive state. If the TXD pin stays at GND level while switching into Normal mode, it must be pulled to high level longer than 10 μs before the LIN driver can be activated. This feature prevents the bus line from being accidentally driven to Dominant state after Normal mode has been activated (also in case of a short circuit at TXD to GND). During Fail-Safe mode, this pin is used as output and signals the fail-safe source.

The TXD pin provides a pull-down resistor in order to have a defined level if TXD is disconnected.

An internal timer prevents the bus line from being driven permanently in the Dominant state. If TXD is forced to low longer than $t_{\rm dom}$ > 20 ms, the LIN bus driver is switched to the Recessive state. Nevertheless, when switching to Sleep mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, switch TXD to high (>10 μ s).

1.5.5 GROUND PIN (GND)

The IC does not affect the LIN bus in the event of GND disconnection. It is able to handle a ground shift of up to 11.5% of V_{VS} .

1.5.6 BUS PIN (LIN)

A low-side driver with internal current limitation and thermal shutdown as well as an internal pull-up resistor according to LIN specification 2.x is implemented. The voltage range is from -27V to +40V. This pin exhibits no reverse current from the LIN bus to VS, even in the event of a GND shift or $V_{\mbox{\footnotesize{Bat}}}$ disconnection. The LIN receiver thresholds comply with the LIN protocol specification.

The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope-controlled.

During a short circuit at LIN to V_{Bat} , the output limits the output current to I_{BUS_LIM} . Due to the power dissipation, the chip temperature exceeds T_{off} and the LIN output is switched off. The chip cools down and after a hysteresis of T_{hys} , switches the output on again. RXD stays on high because LIN is high.

During a short circuit from LIN to GND, the IC can be switched into Sleep mode and even in this case the current consumption is lower than 100 μ A. If the short circuit disappears, the IC starts with a remote wake up.

The reverse current is <2 μ A at pin LIN during loss of V_{Bat} . This is optimal behavior for bus systems where some nodes are supplied from battery or ignition.

1.5.7 SUPPLY PIN (VS)

LIN operating voltage is VS = 5V to 28V. Undervoltage detection is implemented to disable transmission if VS falls below typical 4.5V, in order to avoid false bus messages. After switching on V_{VS} , the IC starts in Fail-Safe mode and the INH output is switched on.

The supply current in Sleep mode is typically 9 µA.


1.5.8 INHIBIT OUTPUT PIN (INH)

This pin is used to control an external voltage regulator or to switch the LIN Commander pull-up resistor ON/OFF in case the device is used in a Commander node. The inhibit pin provides an internal switch toward the VS pin which is protected by temperature monitoring. If the device is in normal or Fail-Safe mode, the inhibit high-side switch is turned on. When the device is in Sleep mode, the inhibit switch is turned off, thus disabling the voltage regulator or other connected external devices.

A wake-up event on the LIN bus or at the WKin pin switches the INH pin to the VS level. After a system power-up (V $_{VS}$ rises from zero), the INH pin switches to the V $_{VS}$ level automatically.

1.6 Typical Applications

FIGURE 1-4: ATA663211 TYPICAL APPLICATION CIRCUIT



2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †	
Supply Voltage (V _{VS})	-0.3V to +40V
Logic Pins:	
Voltage Levels (RXD, TXD, EN, NRES) (V _{Logic})	0.3V to +5.5V
Output DC currents (I _{Logic})	5 mA to +5 mA
LIN	
DC Voltage	27V to +40V
Pulse time <500 ms	27V to +43V
INH	
DC Voltage	
DC Voltage	100 mA to +30 mA
WKin voltage levels	
DC Voltage (VWKIN)	-0.3V to +40V
Transient voltage according to ISO7637 (coupling 1 nF, with 2.7K serial resistor)	150V to +100V
ESD according to IBEE LIN EMC; test specification 1.0 following IEC 61000-4-2	
Pin VS, LIN to GND, WKin (with external circuitry according to applications diagram)	±6 kV
ESD HBM following STM5.1 with 1.5 kΩ/100 pF	
Pin VS, LIN, INH to GND	±6 kV
Pin WKin to GND	±5 kV
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002)	±3 kV

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

 CDM ESD STM 5.3.1
 ±750V

 Machine Model ESD AEC-Q100-RevF(003)
 ±200V

 Virtual Junction Temperature (TvJ)
 -40°C to +150°C

 Storage Temperature (Ts)
 -55°C to +150°C

ATA663211

ELECTRICAL CHARACTERISTICS

No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
	VS Pin	-					
1.1	Nominal DC Voltage Range	Vvs	5	13.5	28	V	
	Supply Current in Sleep mode	I _{VSsleep}	3	9	15	μА	Sleep mode $V_{LIN} > V_{VS}$ - 0.5V V_{VS} < 14V, T = 27°C (Note 1
1.3		I _{VSsleep}	3	11	18	μА	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V$
		I _{VSsleep_short}	20	50	100	μА	Sleep mode, V _{LIN} = 0V bus shorted to GND VV _{VS} < 14V
1.4	Supply Current in Normal Mode	l _{VSrec}	150	250	320	μА	Bus recessive V _{VS} < 14V
1.5	Supply Current in Normal Mode	I _{VSdom}	200	700	950	μА	Bus dominant (internal LIN pull-up resistor active) V _{VS} < 14V
1.6	Supply Current in Fail-Safe mode	l _{VSfail}	40	80	110	μА	Bus recessive V _{VS} < 14V
	VS Undervoltage	$V_{VS_th_N_F_down}$	3.9	4.3	4.7	V	Decreasing supply voltage
1.7	Threshold (switching from Normal to Fail-Safe mode)	V _{VS_th_F_N_up}	4.1	4.6	4.9	V	Increasing supply voltage
1.8	VS Undervoltage Hysteresis	V _{VS_hys_F_N}	0.1	0.25	0.4	V	
4.0	VS Operation Threshold (switching	V _{VS_th_U_F_down}	1.9	2.05	2.3	V	Switch to Unpowered mode
1.9	to Unpowered mode)	V _{VS_th_U_F_up}	2.0	2.25	2.4	V	Switch from Unpowered to Fail-Safe mode
1.10	VS Undervoltage Hysteresis	V _{VS_hys_} U	0.1	0.2	0.3	V	
2	RXD Output Pin (Open	Drain)					
2.1	Low-Level Output Sink Capability	V _{RXDL}	_	0.2	0.4	V	Normal mode, V _{LIN} = 0V, I _{RXD} = 2 mA
2.3	High-Level Leakage Current	I _{RXDH}	-3	_	+3	μА	Normal mode V _{LIN} = V _{VS} , V _{RXD} = 5V
3	TXD Input/Output Pin	1				<u> </u>	
3.1	Low-Level Voltage Input	V_{TXDL}	-0.3	_	+0.8	V	
3.2	High-Level Voltage Input	V_{TXDH}	2	_	5.5	V	
3.5	Pull-Down Resistor	R _{TXD}	150	200	300	kΩ	V _{TXD} = 5V
3.6	Low-level Leakage Current	I _{TXD}	-3	_	+3	μА	V _{TXD} = 0V

Note 1: 100% correlation tested.

2: Characterized on samples.

ELECTRICAL CHARACTERISTICS (CONTINUED)

ai Characteristics. Onle	ess otnerwise specifi	ied all values r	efer to GN	ID pins, 5V < V	_{VS} < 28	3V, -40°C < TvJ < 150°C.
Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
Low-Level Output Sink Current at Wake-Up Request	I _{TXD}	2	2.5	8	mA	Fail-Safe mode V _{TXD} = 0.4V
EN Input Pin						
Low-Level Voltage Input	V _{ENL}	-0.3	_	+0.8	V	
High-Level Voltage Input	V _{ENH}	2	_	5.5	>	
Pull-Down Resistor	R_{EN}	50	125	200	kΩ	V _{EN} = 5V
Low-Level Input Current	I _{EN}	-3	_	+3	μА	V _{EN} = 0V
WKin Input Pin						
High-Level Input Voltage	VWKinH	V _{VS} – 1V	_	V _{VS} + 0.3V	V	
Low-Level Input Voltage	VWKinL	-1	_	V _{VS} – 3.3V	V	Initializes a wake-up signal
WKin Pull-Up Current	lwkin	-30	-10		μА	V _{VS} < 28V, V _{WKin} = 0V
High-Level Leakage Current	IWKINL	-5	_	+5	μА	V _{VS} = 28V, V _{WKin} = 28V
Debounce Time of Low Pulse for Wake up via WKin	twĸin	50	100	150	μS	V _{WKin} = 0V
INH Output Pin						
Switch on Resistance Between VS and INH	RDSON,INH	_	12	25	Ω	Normal or Fail-Safe mode IINH = -15 mA
Leakage Current	ILEAK,INH	-3	_	+3	μА	Transceiver in Sleep mode, VINH = 0V/28V, Vvs = 28V
High-Level Voltage	VINH	V _{VS} – 0.375	_	Vvs	V	Normal or Fail-Safe mode IINH = -15 mA
Load 1 (small): 1 nF, 1 Load 3 (medium): 6.8 r	k Ω ; Load 2 (large): nF, 660 Ω characteri	zed on sampl				
Driver Recessive Output Voltage	V_{BUSrec}	0.9 * Vvs	_	Vvs	٧	Load1/Load2
Driver Dominant Voltage	V_{LoSUP}	_	_	1.2	V	V _{VS} = 7V R _{load} = 500Ω
Driver Dominant Voltage	V_{HISUP}	_	_	2	V	$V_{VS} = 18V$ $R_{load} = 500\Omega$
Driver Dominant Voltage	V_LoSUP_1k	0.6	_	_	V	V _{VS} = 7V R _{load} = 1000Ω
Driver Dominant Voltage	V_HISUP_1K	0.8	_	_	V	V _{VS} = 18V R _{load} = 1000Ω
Pull-Up Resistor to VS	R _{LIN}	20	30	47	kΩ	The serial diode is mandatory
	Low-Level Output Sink Current at Wake-Up Request EN Input Pin Low-Level Voltage Input High-Level Voltage Input Pull-Down Resistor Low-Level Input Current WKin Input Pin High-Level Input Voltage Low-Level Input Voltage WKin Pull-Up Current High-Level Leakage Current Debounce Time of Low Pulse for Wake up via WKin INH Output Pin Switch on Resistance Between VS and INH Leakage Current High-Level Voltage LIN Bus Driver: Bus Le Load 1 (small): 1 nF, 1 Load 3 (medium): 6.8 r operation at 20 kb/s ar Driver Recessive Output Voltage Driver Dominant Voltage Driver Dominant Voltage Driver Dominant Voltage Driver Dominant Voltage	Low-Level Output Sink Current at Wake-Up Request EN Input Pin Low-Level Ventage Input High-Level Voltage Input Pull-Down Resistor Ren Low-Level Input Current WKin Input Pin High-Level Input VWKinH Voltage Low-Level Input VWKinH Voltage Low-Level Input VWKinL Voltage WKin Pull-Up Current IWKIN High-Level Leakage Current Debounce Time of Low Pulse for Wake up via WKin INH Output Pin Switch on Resistance Between VS and INH Leakage Current ILEAK,INH High-Level Voltage VINH LIN Bus Driver: Bus Load Conditions: Load 1 (small): 1 nF, 1 kΩ; Load 2 (large): Load 3 (medium): 6.8 nF, 660Ω characteri operation at 20 kb/s and 12.9 and 12.10 a Driver Recessive Output Voltage Driver Dominant Voltage	Low-Level Output Sink Current at Wake-Up Request I _{TXD} 2 EN Input Pin Low-Level Voltage Input VENL -0.3 High-Level Voltage Input VENH 2 High-Level Voltage Input VENH 2 Low-Level Input Pull-Down Resistor REN 50 Low-Level Input Voltage VWKinH VVS - 1V WKin Input Pin VWKinH VVS - 1V High-Level Input Voltage VWKinL -1 Low-Level Input Voltage VWKin VINI -30 High-Level Leakage Current IWKIN -30 High-Level Leakage Current IWKIN 50 Switch on Resistance Between VS and INH RDSON,INH — High-Level Voltage VINH VVS - 0.375 LIN Bus Driver: Bus Load Conditions: Load 1 (small): 1 nF, 1 kΩ; Load 2 (large): 10 nF, 500Ω; Load 3 (medium): 6.8 nF, 660Ω characterized on sampl operation at 20 kb/s and 12.9 and 12.10 at 10.4 kb/s Driver Recessive Output Voltage VBUSrec 0.9 * VVS Driver Dominant Voltage V_LoSUP — Driver Dominant Voltage V_LoSUP_1k 0.6 Driver Do	Low-Level Output Sink Current at Wake-Up Request	Low-Level Output Sink Current at Wake-Up Request ITXD 2 2.5 8 EN Input Pin Low-Level Voltage Input VENL -0.3 — +0.8 Voltage Input VENH 2 — 5.5 Voltage Input VENH 2 — 5.5 Voltage Input VENH 2 — +3 Low-Level Input Current IEN -3 — +3 Input Current VWKinH VVS – 1V — VVS + 0.3V WKin Input Pin VWKinH VVS – 1V — VVS + 0.3V WKin Pull-Up Current IWKIN –30 –10 — High-Level Input Voltage VWKinL –1 — VVS – 3.3V WKin Pull-Up Current IWKIN –30 –10 — +5 Current IwKin –50 — +5 — — +5 Current Itwkin –50 — — — — +5 Current Itwk	Low-Level Output Sink Current at Wake-Up Request Page 1

Note 1: 100% correlation tested.

2: Characterized on samples.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electric	cal Characteristics: Unle	ess otherwise specif	ied all values r	efer to GN	D pins, 5V < V	VS < 28	3V, -40 °C < TVJ < 150 °C.
No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
10.7	Voltage Drop at the Serial Diodes	V _{SerDiode}	0.4	_	1.0	V	In pull-up path with R _{LIN} I _{SerDiode} = 10 mA (Note 3)
10.8	LIN Current Limitation V _{BUS} = V _{BAT_MAX}	I _{BUS_LIM}	40	120	200	mA	
10.9	Input leakage current at the receiver including pull-up resistor as specified	I _{BUS_PAS_dom}	-1	-0.35	_	mA	Input leakage current driver off V _{BUS} = 0V V _{BAT} = 12V
10.10	Leakage Current LIN Recessive	^I BUS_PAS_rec	_	10	20	μА	Driver off $8V < V_{BAT} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \ge V_{BAT}$
10.11	Leakage current when control unit is disconnected from ground. Loss of local ground must not affect communication in the residual network	I _{BUS_NO_gnd}	-10	+0.5	+10	μА	GND _{Device} = V _{VS} V _{BAT} = 12V 0V < V _{BUS} < 18V
10.12	Leakage current at disconnected battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	I _{BUS_NO_bat}	_	0.1	2	μА	V _{BAT} disconnected V _{SUP_device} = GND 0V < V _{BUS} < 18V
10.13	Capacitance on LIN pin to GND	C _{LIN}	_	_	20	pF	(Note 3)
1	LIN Bus Receiver						
11.1	Center of Receiver Threshold	V _{BUS_CNT}	0.475 * V _{VS}	0.5 * VS	0.525 * V _{VS}	V	V _{BUS_CNT} = (V _{th_dom} + V _{th_rec})/2
11.2	Receiver Dominant State	V_{BUSdom}	-27		0.4 * VS	V	V _{EN} = 5V
11.3	Receiver Recessive State	V _{BUSrec}	0.6 * V _{VS}	_	40	V	V _{EN} = 5V
11.4	Receiver Input Hysteresis	V_{BUShys}	0.028 * V _{VS}	0.1 * VS	0.175 * V _{VS}	V	V _{hys} = V _{th_rec} - V _{th_dom}
11.5	Pre-Wake Detection LIN High-Level Input Voltage	V_{LINH}	V _{VS} – 2V	_	V _{VS} + 0.3V	V	
11.6	Pre-Wake Detection LIN Low-Level Input Voltage	V_{LINL}	-27	_	V _{VS} – 3.3V	V	Activates the LIN receiver

Note 1: 100% correlation tested.

2: Characterized on samples.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electric	Electrical Characteristics: Unless otherwise specified all values refer to GND pins, 5V < V _{VS} < 28V, -40°C < TvJ < 150°C.								
No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions		
12	Internal timers						<u>. </u>		
12.1	Dominant time for wake up via LIN bus	t _{bus}	50	100	150	μS	V _{LIN} = 0V		
12.2	Time delay for mode change from Fail-Safe into Normal mode via EN pin	t _{norm}	5	15	20	μS	V _{EN} = 5V		
12.3	Time delay for mode change from Normal mode to Sleep mode via EN pin	^t sleep	5	15	20	μs	V _{EN} = 0V		
12.4	Time delay for mode change from Sleep mode to Normal mode via EN pin	t _{s_n}	_	150	300	μS	V _{EN} = 5V		
12.5	TXD dominant time-out time	t _{dom}	20	40	60	ms	V _{TXD} = 0V		
12.7	Duty Cycle 1	D1	0.396	_	_	_	$\begin{array}{l} TH_{Rec(max)} = 0.744 \text{ x Vvs} \\ TH_{Dom(max)} = 0.581 \text{ x Vvs} \\ V_{VS} = 7.0 \text{ V to } 18 \text{ V} \\ t_{Bit} = 50 \mu\text{s} \\ D1 = t_{bus_rec(min)} / (2 \text{ x } t_{Bit}) \end{array}$		
12.8	Duty Cycle 2	D2	_	_	0.581	_	$\begin{aligned} & TH_{Rec(min)} = 0.422 \text{ x Vvs} \\ & TH_{Dom(min)} = 0.284 \text{ x Vvs} \\ & V_{VS} = 7.6 \text{ v to 18V} \\ & t_{Bit} = 50 \mu\text{s} \\ & D2 = t_{bus_rec(max)} / (2 \text{ x } t_{Bit}) \end{aligned}$		
12.9	Duty Cycle 3	D3	0.417	_	_	_	$\begin{array}{l} TH_{Rec(max)} = 0.778 \text{ x Vvs} \\ TH_{Dom(max)} = 0.616 \text{ x Vvs} \\ V_{VS} = 7.0 \text{ V to 18V} \\ t_{Bit} = 96 \mu\text{s} \\ D3 = t_{bus_rec(min)}/(2 \text{ x } t_{Bit}) \end{array}$		
12.10	Duty Cycle 4	D4	_	_	0.590	_	$\begin{aligned} & TH_{Rec(min)} = 0.389 \text{ x Vvs} \\ & TH_{Dom(min)} = 0.251 \text{ x Vvs} \\ & V_{VS} = 7.6 \text{V to 18V} \\ & t_{Bit} = 96 \mu \text{s} \\ & D4 = t_{bus_rec(max)} / (2 \text{ x } t_{Bit}) \end{aligned}$		
12.11	Slope time falling and rising edge at LIN	t _{SLOPE_fall} t _{SLOPE_rise}	3.5	_	22.5	μS	Vvs = 7.0V to 18V		
13	Receiver electrical AC LIN receiver, RXD load								
13.1	Propagation delay of receiver	t _{rx_pd}	_	_	5	μS	$Vvs = 7.0V \text{ to } 18V$ $t_{rx_pd} = max(t_{rx_pdr}, t_{rx_pdf})$		
13.2	Symmetry of receiver propagation delay rising edge minus falling edge	t _{rx_sym}	-2	_	+2	μs	Vvs = 7.0V to 18V $t_{rx_sym} = t_{rx_pdr} - t_{rx_pdf}$		

Note 1: 100% correlation tested.

2: Characterized on samples.




FIGURE 2-1: DEFINITION OF BUS TIMING CHARACTERISTICS

TEMPERATURE SPECIFICATIONS 8-LEAD VDFN

Parameters	Sym.	Min.	Тур.	Max.	Unit
Thermal resistance virtual junction to exposed thermal pad	R _{thvJC}	_	10	_	K/W
Thermal resistance virtual junction to ambient, where exposed thermal pad is soldered to the PCB, according to JEDEC	R _{thvJA}	_	50	_	K/W
Thermal shutdown	T _{off}	150	165	180	°C
Thermal shutdown hysteresis	T _{hys}	_	10	_	°C


TEMPERATURE SPECIFICATIONS 8-LEAD SOIC

Parameters	Sym.	Min.	Тур.	Max.	Unit
Thermal resistance virtual junction to ambient, with a heat sink at GND (pin 5) on PCB (fused lead frame to pin 5)	R _{thvJA}	ı	80	_	K/W
Thermal shutdown	T_{off}	150	165	180	°C
Thermal shutdown hysteresis	T _{hys}	5	10	20	°C


3.0 PACKAGING INFORMATION

Package Marking Information


8-Lead VDFN (3x3 mm)




Example ATA663211



8-Lead SOIC (3.90 mm)







Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include

Underbar (_) symbol may not be to scale.

the corporate logo.

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-OA Rev F Sheet 1 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Number of Pins	Ν		8	
Pitch	е		1.27 BSC	
Overall Height	Α	ı	ı	1.75
Molded Package Thickness	A2	1.25	ı	-
Standoff §	A1	0.10	ı	0.25
Overall Width	Е		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	L	0.40	ı	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	ı	8°
Lead Thickness	С	0.17	ı	0.25
Lead Width	b	0.31 - 0.5		
Mold Draft Angle Top	α	5° - 15		
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-OA Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-OA Rev F

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy YCL


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21358 Rev C Sheet 1 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy YCL

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Terminals	N		8			
Pitch	е		0.65 BSC			
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.035	0.05		
Terminal Thickness	A3	0.203 REF				
Overall Length	D		3.00 BSC			
Exposed Pad Length D2		2.30	2.40	2.50		
Overall Width	Е		3.00 BSC			
Exposed Pad Width	E2	1.50	1.60	1.70		
Terminal Width b		0.25	0.30	0.35		
Terminal Length L		0.35	0.40	0.45		
Terminal-to-Exposed-Pad K		0.20	-	-		
Wettable Flank Step Cut Depth A4		0.10	-	0.19		
Wettable Flank Step Cut Width	E3	-	-	0.085		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev C Sheet 2 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC			
Optional Center Pad Width	X2			1.70	
Optional Center Pad Length	Y2			2.50	
Contact Pad Spacing	С		3.00		
Contact Pad Width (X8) X1				0.35	
Contact Pad Length (X8) Y1				0.80	
Contact Pad to Center Pad (X8)	G1	0.20			
Contact Pad to Contact Pad (X6)	G2	0.20			
Pin 1 Index Chamfer	CH	0.20			
Thermal Via Diameter	V		0.33		
Thermal Via Pitch	EV		1.20		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev C

Λ		C	C	2	1	1	1
AI	ΓΑ	O	O	J	Z	ı	•

NOTES:

APPENDIX A: REVISION HISTORY

Revision D (June 2021)

The following is the list of modifications:

- The current LIN standards use the terminology "Master" and "Slave". The LIN standard groups have decided that the terms "Commander" and "Responder" will be used in future.
- Updated the VDFN8 package drawing.
- · Minor text updates.

Revision C (July 2020)

- Parameter 13.1 in chapter 2.0 "Electrical Characteristics" updated
- Updated the marking information for the SOIC package in the "Package Marking Information" section

Revision B (April 2020)

- "Package Marking Information" updated
- · Minor editorial changes

Revision A (April 2019)

- · Original release of this document
- · Minor text updates
- This document replaces Atmel – 9359D-AUTO-10/16

Λ		C	C	2	1	1	1
AI	ΓΑ	O	O	J	Z	ı	•

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. — XX Device Packag	X ⁽¹⁾ X
Device:	ATA663211
Package:	GA = 8-Lead SOIC GB = 8-Lead VDFN
Tape and Reel Option:	Q = 330 mm diameter Tape and Reel ⁽¹⁾
Package Directives Classification:	W = Package according to RoHS ⁽¹⁾

Examples:

a) ATA663211-GAQW

8-Lead SOIC, Tape and Reel package according to RoHS

b) ATA663211-GBQW

8-Lead VDFN, Tape and Reel package according to RoHS

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

RoHS compliant; maximum concentration value of 0.09% (900 ppm) for Bromine (Br) and Chlorine (Cl) and less than 0.15% (1500 ppm) total Bromine (Br) and Chlorine (Cl) in any homogeneous material. Maximum concentration value of 0.09% (900 ppm) for Artimony (St) in any homogeneous (900 ppm) for Antimony (Sb) in any homogeneous material.

Λ		C	C	2	1	1	1
AI	ΓΑ	O	O	J	Z	ı	•

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8328-1



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393 **Denmark - Copenhagen**

Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820