

Transition-Mode PFC and Quasi-Resonant Current Mode PWM Controller

REV: 00

General Description

The LD7792N/O is the enhancement version of the LD7792, the audible noise produced during start-up & light load is greatly reduced and the THDi is also further improved. LD7792N/O features transition mode Power Factor Correction (PFC) controller and Quasi-Resonant (QR) current mode controller for cost effective and fewer external components design of high power application.

The intelligent PFC switching on/off, zero current detection (ZCD) and frequency limitation mechanism enable a better efficiency under any load conditions.

The device is also integrated several functions of protection, such as brown-in/out protection, Over Load protection (OLP), Over Temperature Protection (OTP), Over Voltage Protection (OVP) and Over Current Protection (OCP) with high / low line compensation. Therefore it can protect the system from damage due to occasional failure.

The LD7792N/O is available in a SOP-16 package.


Features

- Integrated PFC and QR or PWM Flyback Controller
- Transition mode operation for PFC
- Quasi-resonant operation for Flyback
- AC / DC input Acceptable
- Brown in/out protection
- Internal soft start function
- Adjustment OLP debounce time
- PFC light load turn-off control
- OVP (Over voltage protection)
- OCP (Cycle by cycle current limiting)
- Internal OTP function
- External OTP protection
- 500/-1000mA, typ. driving capability for PFC and flyback


Applications

- LED lighting

Typical Application



Pin Configuration



Ordering Information

Part number	Package	Top Mark	Shipping
LD7792N GS1	SOP-16	LD7792NGS1	2500 /tape & reel
LD7792O GS1	SOP-16	LD7792OGS1	2500 /tape & reel

The LD7792N/OGS1 is ROHS compliant/ green packaged.


Protection Mode

Part number	Maximum Frequency (KHz)	Burst Mode Level	OVP (VCC & FBAUX)	OLP	External OTP	Internal OTP
LD7792N GS1	85KHz	0.6V/0.8V	Auto recovery	Auto recovery	Auto recovery	Auto recovery
LD7792O GS1	110KHz	0.6V/0.8V	Auto recovery	Auto recovery	Auto recovery	Auto recovery

Pin Descriptions

Pin	NAME	FUNCTION
1	VCC	Supply voltage pin.
2	GND	Ground.
3	FBCOMP	Voltage feedback pin for Flyback stage. Connect a photo-coupler to close the control loop and achieve the regulation.
4	FBAUX	Zero current detection and over voltage protection for Flyback unit
5	OTP	External OTP protection pin.
6	PFCCOMP	Output of the error amplifier for PFC voltage loop compensation.
7	PFCONOFF	Threshold voltage setting of FBCOMP for PFC ON/OFF loading control.
8	PFCAUX	Zero current detection for PFC unit.
9	VOSENSE	Voltage sense for PFC output, regulation voltage is 2.5V.
10	FBSENSE	Current sense pin. Connect it to sense the Flyback MOSFET current.
11	PFCSENSE	Current sense pin. Connect it to sense the PFC MOSFET current.
12	PFCDRIVER	Gate drive output to drive the external MOSFET for PFC unit.
13	FBDRIVER	Gate drive output to drive the external MOSFET for Flyback unit.
14	CT	Timer setting for Open Loop Protection, PFC light-load turn-off and Flyback soft-start.
15	NC	Unconnected Pin.
16	HV	Connect this pin to Bridge + or Line/Neutral of AC/DC main voltage through a resistor to provide the startup current for the controller. When VCC voltage increases to trip the point of UVLO(on), this HV loop will be turned off to reduce the power loss over the startup circuit. HV pin Internal circuit will detect the AC peak voltage, providing Brown in/out and High / Low Line Detection function.

Block Diagram



Absolute Maximum Ratings

VCC.....	-0.3V ~ 35V
HV.....	-0.3V ~ 650V
FBCOMP, PFCCOMP, FBSENSE, PFCSENSE, FBAUX, PFCAUX, VOSENSE, OTP, CT, PFCOFF.....	-0.3V ~ 6V
FBDRIVER, PFCDRIVER.....	-0.3V ~ 20V
Maximum Junction Temperature.....	150°C
Storage Temperature Range.....	-65°C ~ 150°C
Power Dissipation (SOP-16, at Ambient Temperature = 85°C).....	363mW
Package Thermal Resistance (SOP-16, θ_{JA}).....	110°C/W
Package Thermal Resistance (SOP-16, θ_{JC}).....	36°C/W
Lead Temperature (Soldering, 10sec).....	260°C
ESD Voltage Protection, Human Body Model, (Pin 3~11 & Pin 14).....	3.5KV
ESD Voltage Protection, Human Body Model, (Pin 1, 12, 13).....	2.5KV
ESD Voltage Protection, Human Body Model, (Pin 16).....	1.0KV
ESD Voltage Protection, Machine Model (except HV Pin).....	250V

Note:

When FBSENSE, PFCSENSE or PFCAUX pin voltage is less than 0V and greater than -0.7V, the current of FBSENSE, PFCSENSE and PFCAUX must be $\leq 20\text{mA}$ and $t \leq 200\text{ns}$.

Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply Voltage VCC	10	28	V
VCC Capacitor	10	56	μF
HV Pin Resistor	10	20	$\text{k}\Omega$
HV Pin Capacitor Value	-	220	pF
PFCCOMP Capacitor Value	0.22	2.2	μF
FBCOMP Capacitor Value	10	100	nF
VOSENSE Capacitor Value	0.1	10	nF
PFCAUX Pin Resistor	10	51	$\text{k}\Omega$
PFCAUX Current Setting	-	1.5	mA

Note:

- It's essential to connect COMP pin with a capacitor to filter out the undesired switching noise for stable operation.
- Place the small signal components closed to IC pin as possible.

Caution:

Stress exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stress above recommended operating conditions may affect device reliability.

Electrical Characteristics

(T_A = +25°C unless otherwise stated, V_{CC}=15.0V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
High-Voltage Supply (HV Pin)						
High-Voltage Current Source for VCC Startup	VCC < PDR, VHV = 80V	I _{HV1}	1.0	1.5	2.0	mA
	VCC > PDR, VHV = 80V	I _{HV3}		5.0		mA
Off-State Leakage Current	After UVLO(on), VHV = 500V	I _{HVOFF500}			32	μA
Line Voltage Detection (HV Pin)						
Brown-in Level		V _{BNI}	95	105	115	V
Brown-out Level		V _{BNO}	75	85	95	V
Brown-in – Brown-Out Level	*	V _{BNHYS}		20		V
Brown-Out Debounce Time	*	T _{DBNO}		575		ms
High Line Trip Level		V _{HLINE}	215	230	245	V
Low Line Trip Level		V _{LLINE}	195	210	225	V
High Line Threshold - Low Line Level		V _{LINHYS}	10	20		V
Supply Voltage (VCC Pin)						
Holding Current Before UVLO (on)	VCC < UVLO (on)	I _{VCCST}		150		μA
	VCC < UVLO (on), VLATCH = 0V	I _{VCCLCH}		300		μA
Operating Current	VFBCOMP = 0V, PFC & Flyback OFF	I _{VCCBST}			1.3	mA
	VFBCOMP = 3V, PFC & Flyback ON	I _{VCC3}			2	mA
UVLO (off)	(-20°C ~125°C)	V _{UVOFF}	7.5	8.0	8.5	V
UVLO (on)	(-20°C ~125°C)	V _{UVON}	17.0	18.0	19.0	V
VCC OVP Level		V _{CCOVP}	30.5	31.5	32.5	V
VCC OVP De-bounce Time	*	T _{DVCCOVP}		64		μs
Power Down Reset Voltage (PDR)		PDR	6	7	8	V
PFC ON/OFF Control (PFCOFF pin)						
Source Current for PFC OFF Threshold Setting		I _{PFCOFF}	23	24.5	26	μA
Source Current for PFC ON Threshold Setting		I _{PFCON}		25.75		μA

(T_A = +25°C unless otherwise stated, VCC=15.0V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
PFC OFF & Open Loop Protection Debounce Timer Setting (CT Pin)						
FB OLP Debounce Time on Flyback unit	CT=0.047μF, VFBCOMP > VOLP, after start-up	T _{DOLP}		64		ms
	CT=0.047μF, VFBCOMP > VOLP, at start-up *	T _{DOLPST}		74		ms
Soft Start Time on Flyback unit	*; CT=0.047μF, VOSENSE > 1.7V	T _{FBSS}		10		ms
OSCP Debounce Time on Flyback unit	CT=0.047μF, VFBCOMP > VOLP, VCC = UVLO (off) + 1V, after start-up	T _{DOSCP}		16		ms
PFC Turn-off Debounce Time	VFBCOMP < VPFC ON/OFF, CT=0.047μF	T _{DPFCOFF}		1		s
External OTP (OTP Pin)						
OTP Pin Source Current		I _{OTP}	75	80	85	μA
Turn-On Trip Level		V _{OTPON}	1.05	1.1	1.15	V
Turn-Off Trip Level		V _{OTPOFF}	0.9	1.0	1.1	V
OTP pin de-bounce time*	Disable (High to Low)	T _{DOTPOFF}	400	500	600	μs
PFC Output Voltage Sensing (VOSENSE pin)						
Reference Input Voltage, V _{REF}	T _J =-20°C ~125°C	V _{FBREF}	2.47	2.50	2.53	V
PFC OVP Trip Level		V _{PFCOVP}	2.59	2.63	2.67	V
	OVP Hysteresis	V _{PFCOVPHYS}	0.115	0.130	0.145	V
	Debounce time *	T _{DPFCOVP}		50		μs
Source Current of VOSENSE	VHV _{PEAK} = 150V	I _{FOLBTLV}		8		μA
	VHV _{PEAK} = 250V	I _{FOLBTHV}		0.1		μA
Enable and Disable Threshold Voltage	PFC Enable Threshold	V _{PFCEN}	1.0	1.1	1.2	V
	PFC Disable Threshold	V _{PFCENL}	0.8	0.9	1.0	V
	Debounce Time *	T _{DPFCEN}		50		μs
VOSENSE Pull Down Resistance	*	R _{VOSENSE}	5	6	7	MΩ

(T_A = +25°C unless otherwise stated, VCC=15.0V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
PFC Error Amplifier (PFCCOMP Pin)						
Transconductance		GM	60	80	100	μmho
Output Upper Clamp Voltage	VOSENSE = VREF -0.1V	V _{PCOMP} MAX	5.0	5.2	5.4	V
Output Minimum Clamp Voltage		V _{PCOMP} MIN		0.90		V
PFC Burst Mode	Trip Level for PFCDRIVER Stop	V _{PCOMP} OFF	0.95	1.00	1.05	V
	Trip Level for PFCDRIVER Start	V _{PCOMP} ON	Threshold for PFCDRIVER stop + 50mV			V
PFC Maximum On-Time						
PFC Max. On-Time	*VHV=180V; FBCOMP ≥ 1.5V	T _{ON} MAXPLV		13		μs
	*;VHV=250V;FBCOMP ≥ 1.5V	T _{ON} MAXPHV		4.2		μs
PFC Minimum Off-Time						
PFC Minimum Off-Time	*	T _{POFF} MIN		1		μs
PFC Maximum Frequency						
PFC Maximum Frequency		F _{MAX} PFC		470		kHz
PFC Current Sensing (PFCSENSE Pin)						
Current Sense Input	VHV _{PEAK} = 150V	V _{PFCC} SLV	0.47	0.52	0.57	V
Threshold Voltage	*;VHV _{PEAK} = 250V	V _{PFCC} SHV	0.35	0.40	0.45	V
Leading Edge Blanking time	*	T _{LEB} PFC	150	250	350	ns
PFC Zero Current Detector (PFCAUX Pin)						
Upper Clamp Voltage	I _{PFCAUX} = 3mA	V _{PFCAUX} UC		4.0		V
PFC ZCD Trip Level		V _{PFCAUX} H		0.20		V
Delay from PFCAUX to Output	*	T _{DPFC} ZCD		200		ns
PFC ZCD Time Out	*; After PFCDRIVER Turn-off	T _{TOP} PFC	35	50	65	μs
Flyback Comp Pin (FBCOMP Pin)						
Short Circuit Current	V _{COMP} =0V	I _{FBCOMP} SC		0.125		mA
Flyback Burst Mode	FBDRIVER Stop; LD7792N/O	V _{BSTOFF} QR		0.6		V
	FBDRIVER Start; LD7792N/O	V _{BSTON} QR		0.8		V
Heavy Load Trigger Level		V _{IFBC} SEN		2.9		V
Open Loop Voltage	FBCOMP pin open	V _{FBC}	5.2	5.4	5.6	V

(TA = +25°C unless otherwise stated, VCC=15.0V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Over Load Protection (FBCOMP Pin)						
OLP Trigger Level (VOLP)		V _{OLP}	4.1	4.2	4.3	V
Output Short Circuit Protection						
VCC OSCP Trigger Level	*; VFBCOMP > VOLP	V _{CCOSCP}	UVLO (off) +2			V
Flyback OVP (FBAUX pin)						
OVP Trigger Current		I _{FBAUXOVP}	270	300	330	μA
Upper Clamp Voltage	IFBAUX = 0.3mA	V _{FBAUXH}	1.9	2.0	2.1	V
Debounce Cycle	*	T _{DFBAUXOVP}		4		FB PWM cycle
FBAUX OVP Detection Blanking Time	*; After FBDRIVER Turn-off	T _{DFBOVPDET}	1	2		μs
Zero Current Detection (FBAUX Pin)						
Lower Clamp Voltage	IFBAUX = -1mA	V _{FBAUXLC}	-0.3		0	V
Flyback ZCD Trip Level		V _{QRDLQR}		50		mV
Flyback ZCD Delay Time	*	T _{DFBZCD}		200		ns
Flyback ZCD Time Out1	After Max. Frequency	T _{O1QR}	4	5	6	μs
Minimum Flyback ZCD Time Out2	After FBDRIVER Turn-off	T _{O2QR}		300		μs
ZCD Blanking Time	After FBDRIVER Turn-off	T _{OFFMINQR}		2.0		μs
Oscillator for Switching Frequency						
Flyback Max. Frequency	LD7792N	F _{MAXQR}	78	85	92	kHz
	LD7792O		98	110	122	
Flyback Max. Frequency Mode Threshold, V _{FBCOMP}	*	V _{FBCFMAX}		2.2		V
Flyback Green Mode Frequency		F _{GREENQR}		6		kHz
Flyback Green Mode Threshold, V _{FBCOMP}	*	V _{FBCGREEN}		1.0		V
Flyback Maximum On Time		T _{ONMAXQR}	40	45	50	μs
Flyback Current Sensing (FBSENSE Pin)						
Threshold for Cycle by Cycle Current Limit, V _{cs(off)}	(-20°C ~105°C)	V _{OCCR}	0.62	0.65	0.68	V
Leading Edge Blanking Time	*	T _{LEBQR}		350		ns
OCP Compensation Current	VHV _{PEAK} = 250Vdc FBCOMP = 3V	I _{FBCSHV}	150	200	250	μA
Delay to Output	*	T _{DCS}		80		ns

(T_A = +25°C unless otherwise stated, V_{CC}=15.0V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
PFC and Flyback Gate Drive Output (PFCDRIVER & FBDRIVER Pin)						
Output Low Level	V _{CC} =15V, I _{SINK} =100mA	V _{OUTH1}	0		1.5	V
Output High Clamp Level	V _{CC} =17V	V _{OUTCL}	11	13	15	V
Rising Time	*;V _{CC} =15V,CL=3000pF	T _{OUTR}		200		ns
Falling Time	*;V _{CC} =15V,CL=3000pF	T _{OUTF}		50		ns
On Chip OTP (Internal Thermal Shutdown)						
OTP Level	*	T _{SHUTDOWN}		140		°C
OTP Hysteresis	*	T _{RESTART}		40		°C

Notes:

*Guaranteed by design.

Typical Performance Characteristics




Fig.1 V_{BNI} VS. Temperature




Fig.2 V_{BNO} VS. Temperature




Fig.3 V_{HLINE} VS. Temperature




Fig.4 V_{LLINE} VS. Temperature




Fig.5 V_{UVON} VS. Temperature




Fig.6 V_{UVOFF} VS. Temperature

Typical Performance Characteristics




Fig. 7 F_{MAXQR} VS. Temperature




Fig. 8 $F_{GREENQR}$ VS. Temperature




Fig. 9 V_{OTPON} VS. Temperature




Fig. 10 V_{OTPOFF} VS. Temperature




Fig. 11 I_{OTP} VS. Temperature




Fig. 12 V_{FBREF} VS. Temperature

Typical Performance Characteristics




Fig. 13 V_{PFCOVP} VS. Temperature




Fig. 14 $I_{FOLBTLV}$ VS. Temperature




Fig. 15 $I_{FBAUXOVP}$ VS. Temperature




Fig. 16 I_{PFCOFF} VS. Temperature




Fig. 17 I_{PFCON} VS. Temperature




Fig. 18 F_{MAXPFC} VS. Temperature

Typical Performance Characteristics




Fig.19 $V_{BSTONQR}$ VS. Temperature




Fig.20 $V_{BSTOFFQR}$ VS. Temperature




Fig.21 V_{FBAUXH} VS. Temperature

Application Information

Operation Overview

As long as the green power requirement becomes a trend and the power saving is getting more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new requirements. Furthermore, the cost and size limitation force the PWM controllers need to be powerful to integrate more functions to reduce the external part counts. The LD7792N/O is ideal for these applications to provide an easy and cost effective solution; its detailed features are described as below.

Internal High-Voltage Startup Circuit and Under Voltage Lockout (UVLO)

The traditional circuit provides the startup current through a startup resistor to power up the PWM controller. However, it consumes too much power to meet the current power saving requirement. In most cases, startup resistors carry larger resistance and take more time to start up.

As shown in Fig. 22, the LD7792N/O is implemented with a high-voltage startup circuit to minimize power loss on startup circuit. During the startup phase, a high-voltage current source sinks current from AC line or neutral to provide the startup current and charge the VCC capacitor C1 at the same time.

Refer to Fig. 23. If VCC is below PDR, the charge current is only 1.5mA and the lower charge current can protect IC if the VCC Pin is shorted to GND. Once VCC voltage rises up to reach the UVLO(on) threshold, HV pin will no longer charge the capacitor and instead, send a gate drive signal to draw supply current for VCC from the auxiliary winding of the transformer. That minimizes the power loss on the start-up circuit successfully.

An UVLO comparator is embedded to detect the voltage across VCC pin to ensure the supply voltage is high

enough to power on the LD7792N/O and in addition to drive the power MOSFET. As shown in Fig. 23, a hysteresis is provided to prevent the LD7792N/O from shut down by the voltage dip during startup. The turn-on and turn-off threshold level are set at 18V and 8V respectively. For better EMI performance, it's recommend to connect HV pin to the input terminals of bridge diode, as Fig. 22.




Fig. 22




Fig. 23

Output Driver Stage

The device builds a CMOS buffer respectively in the stages of PFC and flyback, with typical 500mA/-1000mA driving capability, to drive the power MOSFET directly. The output voltage is clamped at 13V to protect the MOSFET gate even when the VCC voltage is over 13V.

Brown In/ Out Protection

The LD7792N/O features brown-in / brown-out protection on HV pin. As the built-in comparator detects line voltage, it will turn off the controller to prevent from any damage. In case $V_{HV} < \text{brown-out Level}$, the output driver will be disabled even when VCC already reaches UVLO (on). It therefore forces VCC hiccup between ULVO (on) and UVLO (off). Unless the line voltage is large enough and over brown-in level, the output driver will not start switching even if the next ULVO (on) is tripped. A hysteresis is designed to prevent from false-triggering and damage to the external components during turn-on and turn-off phase. See Fig. 24 for the operation.




Fig. 24

High Line and Low Line Detection

As shown in Fig. 25, the HV pin can detect AC input level to control source current of VOSENSE Pin and OCP compensation logic. During AC input variations, the source current of VOSENSE and OCP compensation logic show as below.

$V_{HV\text{PEAK}}$	Source Current of VOSENSE	OCP Comp. Logic
$\geq 230\text{V}$	$0.1\mu\text{A}$	Enable
$\leq 210\text{V}$	$8\mu\text{A}$	Disable




Fig. 25

Flyback Green Mode and PFC Turn-off Control

The LD7792N/O uses maximum frequency limit scheme to control flyback switching frequency, and it depends on the level of FBCOMP voltage. When output loading is decreased, FBCOMP voltage becomes lower and the switch frequency can be reduced under the light load

condition. This feature helps to enhance the efficiency in light load conditions. The curve shows as Fig. 26.

To meet the requirement of European 'EMC-directive', it's necessary to adopt a solution with PFC control. In order to enhance efficiency at light load, the LD7792N/O features PFC control and is able to shut down switching to reduce power consumption. As FBCOMP voltage falls below PFC on/off voltage threshold, the PFC controller will stop PFCDRIVER switching until FBCOMP voltage resume to its level. See Fig. 27 for the block.




Fig. 26 Max. Frequency Limit of Flyback




Fig. 27

PFC Output Voltage Setting

LD7792N/O monitors the output voltage signal from VOSENSE pin through a resistor divider pair of RA and RB. A transconductance amplifier is used for it to replace the conventional voltage amplifier. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier.

The output voltage of the amplifier is compared with the internal ramp signal to generate the turn-off signal. The current is flowed out of the VOSENSE pin (8μA) during low line condition. The PFC output voltage is determined by the following relationship.

High Line:

$$PFC V_O = 2.5V \times \left(1 + \frac{R_A}{R_B // R_{VOSENSE}}\right) \dots\dots\dots(1)$$

Low Line:

$$PFC V_O = (2.5V - 8\mu A \times R_B // R_{VOSENSE}) \times \left(\frac{R_A}{R_B // R_{VOSENSE}}\right) + 2.5V \dots\dots\dots(2)$$

where RA and RB are values for top and bottom feedback resistor (as shown in the Fig. 28).

Once the value of PFC VO is determined, then substitute the value of RA/RB obtained from the formula (1) to (2) to get the RB value.




Fig. 28

PFC Over Voltage Protection

To prevent unstable voltage occurred to the PFC output capacitor under fault condition, the LD7792N/O is implemented with over-voltage protection on VOSENSE pin. If VOSENSE voltage rises over the OVP threshold of 2.63V, the output driver circuit will be shut down simultaneously to stop the switching of the power

MOSFET until VOSENSE voltage drops to 2.5V. Fig. 29 shows its operation.




Fig. 29

PFC Zero Current Detection

Fig. 30 shows PFC Zero Current Detection (ZCD) block. As the auxiliary winding coupled with the inductor detects the current over the boost inductor drops to zero, the ZCD block will switch on the external MOSFET. This feature allows transition-mode operation. If the voltage of the PFC AUX pin rises above 0.2V, the ZCD comparator will turn on the MOSFET. The PFC AUX pin is protected internally by 4V-high clamp and 0V-low clamp. The 50μs timer will generate a MOSFET turn-on signal if the output driver has been at low level for over 50μs.




Fig. 30

Fig. 31 shows typical ZCD-related waveforms. Rz will produce some delay because of the parasitic capacitance on PFC AUX pin. Before the switch turns on with the delay, the stored charge of the C_{OSS} (MOSFET output capacitor) will be discharged to a small filter capacitor C_{IN1} with a bridge diode through the path indicated in Fig. 32. So the input current I_{IN1} drains to zero at the time. Here, it's recommended to set source current of PFC AUX pin around 1mA. Rz could be obtained from the below formula and is also adjustable to control the turn-on timing of the switch.

$$R_z = \text{PFC } V_{O_{MAX}} \times \frac{N_{AUX,PFC}}{N_{P,PFC}} \div 1 \text{ mA}$$




Fig. 31




Fig. 32

PFC Current Sensing

The LD7792N/O detects the PFC MOSFET current across PFCSENSE pin to protect the MOSFET, which is for the cycle-by-cycle current limit. The maximum voltage threshold of PFCSENSE pin is set at 0.52V. The MOSFET peak current can be obtained as below.

$$I_{PEAK(MAX)} = \frac{0.52V}{R_{S,PFC}}$$

A 250ns leading-edge blanking (LEB) time is built in PFCSENSE pin to prevent the false-trigger from the current spike. The R-C filter is eliminable in some low power applications, such as the pulse width of the turn-on spike below 250ns and the negative spike on PFCSENSE pin is below -0.3V.

However, the pulse width of the turn-on spike is determined according to the output power, circuit design and PCB layout. It is strongly recommended to adopt a smaller R-C filter for high power application to avoid PFCSENSE pin being damaged by the negative turn-on spike as Fig 33.




Fig. 33

Flyback Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 on the secondary side through the photo-coupler to

FBCOMP pin of the LD7792N/O and fed to the voltage divider with 1/5.5 ratio. That is,

$$V_{FBSENSE(PWM_{COMPARATOR})} = \frac{V_{FBCOMP}}{5.5}$$

A pull-high resistor is embedded internally to optimize the external circuit.

Flyback Burst Mode Control

The output driver of the LD7792N/O can be disabled immediately by pulling FBCOMP pin voltage level below FBDRIVER stop trip level. The disable-mode can be released when FBCOMP pin voltage level is pulled high above FBDRIVER start trip level.

Flyback Current Sensing & OCP

Compensation Design Tip

The LD7792N/O features current mode of flyback control. It receives both current signal and voltage signal to form the control loop and achieve regulation. LD7792N/O detects the primary MOSFET current across FBSENSE pin for peak current mode and also limits the current cycle-by-cycle. The maximum voltage threshold of FBSENSE pin is set at 0.65V. Thus the MOSFET peak current can be calculated as:

$$I_{PEAK(MAX)} = \frac{0.65V}{R_{S,FB}}$$

In general, the power converter provides various current signals to reflect the input voltage with propagation delay time. To compensate it, an offset voltage is added to the FBSENSE signal by an internal current source (200μA) and an external resistor (R_{OCP}) between the sense resistor (R_{FB}) and FBSENSE pin, as shown in Fig. 34. The compensation current is only enabled when FBCOMP voltage is above 2.9V at high line condition. R_{OCP}: 100~1kΩ; C_{OPC}: 47p~470pF.

As PFC behaves in current sensing, a 350ns leading-edge blanking (LEB) time is incorporated in the input of FBSENSE pin to prevent false-triggering from the current spike.




Fig. 34

Protection Mode

There is one kind of protection modes available in the LD7792N/O.

Auto-Recovery Protection Mode

As auto-recovery protection circuit latches the operation, the gate output will switch for a short term as every time VCC rises back to UVLO(ON). It therefore forces the VCC hiccup between UVLO(ON) and UVLO(OFF). As soon as the fault condition is removed, the system will resume its operation right away. Fig. 35 shows the operation.




Fig. 35

Over Load Protection (OLP)– Auto Recovery

To protect the circuit from being damaged at over-load condition, short or open loop condition, the LD7792N/O is implemented with smart OLP function. The LD7792N/O features auto recovery function. See Fig. 36 for the waveform. In such fault condition, the feedback system will force the voltage loop to enter saturation and then pull high the voltage over FBCOMP pin (VFBCOMP). When VFBCOMP ramps up to the OLP tripped level (4.2V) for longer than the OLP delay time, the protection will be activated to turn off the output driver and to stop the switching of power circuit. The OLP delay time is set by CT pin. It is to prevent the false triggering during the transient condition of power-on and turn-off.




Fig. 36

A divide-4 counter is implemented to reduce the average power under OLP behavior. Whenever OLP is activated, the output is latched off and the divide-4 counter starts to count the number of UVLO(off). The protection mode will not be released and the output will not be resumed until the 4th UVLO(off) level is tripped. With the protection mechanism, the average input power will be reduced, so that the component temperature and stress can be controlled within the safe operating area.

Output Short Circuit Protection (OSCP)

If the output of the system is short-circuited, V_o and VCC will drop immediately. Due to the operating of the voltage loop, FBCOMP voltage will be pulled high at the same time. If the situation continues to pull FBCOMP high over 4.2V for over 16ms and VCC drops below 10V, it will activate OSCP protection against damage and turn off the gate driver.

OVP on VCC – Auto Recovery

The maximum VCC rating of the LD7792N/O is about 32.5V. To protect the LD7792N/O in over-voltage condition, it is implemented with OVP function on VCC. Once VCC voltage rises over the OVP threshold, it will turn off the output driver right away and disable the power MOSFET until the UVLO(on) is tripped.

The VCC OVP function is auto-recoverable. If the OVP condition, usually caused by open-loop of feedback, is not released, the VCC will trip the OVP level again and re-shutdown the output driver. This makes VCC work in hiccup mode. Fig. 37 shows its operation.

After the OVP condition is removed, VCC will keep in its normal operation level and the output driver also return to the normal operation.




Fig. 37

Flyback Zero Current Detection

Fig. 38 shows flyback Zero Current Detection (ZCD) block. As PFC behaves in ZCD, as soon as the auxiliary winding coupled with the inductor detects the current over the flyback transformer drops to zero, the ZCD block will switch on the external MOSFET. This feature enables quasi-resonant operation. The FBAUX uses falling edge to trigger ZCD to turn on FBDRIVER and the trigger level is 0.05V as shown in Fig. 39. FBAUX pin is built-in with 2V-high clamp and 0V-low clamp.




Fig. 38




Fig. 39

OVP on FBAUX – Auto Recovery

FBAUX also provide over voltage protection (OVP). An output overvoltage protection is implemented in the LD7792N/O, as shown in Fig. 40 and Fig.41. It senses the auxiliary winding voltage by the resistor, R_{ZCD} . The auxiliary winding voltage is reflected on the secondary winding and therefore the flat voltage on FBAUX pin is in proportion to the output voltage. The flat voltage can be transformed into a current signal. The sinking current of FBAUX is,

$$I_{FBAUX} = [(V_O + V_D) \times \frac{N_{AUX}}{N_S} - 2V] / R_{ZCD}$$

The LD7792N/O samples the signal after FBDRIVER turn-off with $2\mu s$ delay to perform output over voltage protection. This $2\mu s$ delay time is used to ignore the voltage ringing from leakage inductance of PWM

transformer. The sampled current level is compared with internal threshold current $300\mu A$. If the sampled current exceeds the OVP trip level, an internal counter will start to count the subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. If 4 flyback PWM cycles of the subsequent OVP events are detected, the OVP circuit will switch the power MOSFET off.




Fig. 40




Fig. 41

On-Chip OTP – Auto Recovery

An internal OTP circuit is embedded in the LD7792N/O to provide the worst-case protection. When the chip temperature rises over the trip OTP level, the output driver will be disabled until the chip is cooled down below the hysteresis temperature.

External OTP

The external OTP function is implemented to sense whether there is any hot-spot of power circuit like power MOSFET or output rectifier. Once an over-temperature condition is detected, the OTP will be activated to shut down the LD7792N/O. When all protections is operation to stop switching output, internal bias current on OTP pin is turned off at the same time.

Typically, an NTC is recommended to connect to OTP pin. The NTC resistance will decrease as the device or ambient stays in high temperature. The relationship is shown below.

$$V_{OTP} = 80\mu A \times R_{NTC}$$




Fig. 42

When $V_{OTP} < \text{Turn-off Trip (typ. 1.0V)}$, it will trigger the protection to shut down the output driver and auto recovery when temperature is cooling down.

Adjustable Timer on CT Pin

Connect CT pin with an external capacitance to generate clock for timer. The OLP debounce, PFC Turn-off debounce and flyback Soft-start period are set according the below table.

C_{CT}	FB Soft-start period	FB_OLP Debounce Time	PFC Turn-off Debounce
22nF	4.6ms	30ms	0.47s
47nF	10.0ms	64ms	1.00s
68nF	14.0ms	93ms	1.45s
100nF	21.2ms	136ms	2.13s
150nF	31.8ms	204ms	3.2s

Pull-Low Resistor on the Gate Pin of MOSFET

The LD7792N/O consists of an anti-floating resistor at PFCDRIVER and FBDRIVER pin to prevent the output driver in any abnormal condition which may false trigger MOSFET. Even so, we still recommend adding an external one at the MOSFET gate terminal to provide more protection in case of disconnection of gate resistor R_G during power-on.

In such single-fault condition, as shown in Fig. 43, the resistor R_8 can provide a discharge path to avoid the MOSFET from being false-triggered by the current through the gate-to-drain capacitor C_{GD} . Therefore, the gate of MOSFET should be always pulled low and kept in the off-state as the gate resistor is disconnected or opened in any case.




Fig. 43

Protection Resistor on the HV Path

In some other Hi-V process and design, there may be a parasitic SCR formed between HV pin, VCC and GND. As shown in Fig. 44, a small negative spike on the HV pin may trigger this parasitic SCR and cause latch-up between VCC and GND. It may damage the chip because of the equivalent short-circuit induced by such latch-up behavior.

Leadtrend's proprietary of Hi-V technology will eliminate parasitic SCR in the LD7792N/O. Fig. 45 shows the equivalent Hi-V structure circuit of LD7792N/O. LD7792N/O is more capable to sustain negative voltage than similar products. However, a 10KΩ resistor is recommended to be added in the Hi-V path to play as a current limit resistor whenever a negative voltage is applied.




Fig. 44




Fig. 45

THDi Optimization

LD7792N/O introduces a THDi optimizer which greatly reduces THDi than LD7792 does. As shown in Fig. 46, the AC signal is introduced to THDi optimizer and a THDi compensation signal is produced to compensate the PFC turn-on time. When the AC voltage is at its low phase, the PFC turn-on time is increased to compensate the AC input current reduction caused by maximum frequency limit and PFC input capacitor C_{IN} . Low THDi performance makes LD7792N/O suitable for the lighting application.




Fig. 46


Start-up Audible Noise Elimination

LD7792N/O implements a new start-up control sequence to eliminate the start-up audible noise. LD7792N/O no longer switches into audible frequency and the switching discontinuity is also eliminated.


Frequency Reduction Mode Selection

There are two control schemes in the frequency reduction region, PWM & QRM respectively, as shown in Fig. 47. Each of these control schemes has their pros and cons. The QRM control scheme features valley switch to reach the best efficiency performance but the valley jumping caused by input voltage fluctuation produces audible noise. On the contrary, the PWM mode scheme features no audible noise but the efficiency drops a little due to the loss of non-valley switch.

LD7792N/O offers both PWM and QRM for users to select. As shown in Fig. 48, LD7792N/O is set to PWM in frequency reduction region when $R_{PFCSNSE}$ is not more than 220 Ohm while QRM is set when $R_{PFCSNSE}$ is more than 820 Ohm.



QRM



PWM

Fig. 47




Fig. 48

PCB Layout Guideline

The LD7792N/O consists of a pair of gate drivers. Here are some guide lines to layout the PCB to suppress the noise caused from the effects between PFC and flyback. The PCB layout diagram is shown as Fig. 49.

1. Separate small signal current loop from gate driver or VCC current loop.
2. Separate VCC current loop from PFC gate driver to minimize the effect from flyback ZCD.
3. Minimize the trace length between GND pin and the current sense resistor.
4. Be aware to route the HV pin AWAY from the other traces for it possesses high voltage.




Fig. 49

Inrush Current of PFC

During fast AC powers on/off, inrush current will flow through PFC choke if bulk capacitor voltage is lower than AC line voltage. Once PFC controller remains operation in such condition, large current will flow in PFC MOSFET during gate turn-on phase, shown as Fig. 50. So, it's necessary to select a MOSFET of proper current stress to avoid damage.




Fig. 50

Under this condition, during MOSFET gate turn-on and turn-off period, some MOSFET will couple with the high frequency energy, generated from parasitic element as inrush current resonates into the controller. See Fig. 51 for it. The gate driver of controller could be damaged by the external energy. Add a bead core in the gate driver current loop to blank the high frequency energy from damage, shown as Fig. 52. And place an extra by-pass diode here to limit inrush current of PFC choke helps to minimize the risk, shown as Fig. 53.




Fig. 51




Fig. 52





Fig. 53

Package Information

SOP-16



Symbol	Dimensions in Millimeters		Dimensions in Inch	
	MIN	MAX	MIN	MAX
A	9.800	10.010	0.386	0.394
B	3.800	4.000	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.510	0.013	0.020
F	1.27 TYP.		0.05 TYP.	
H	0.178	0.254	0.007	0.010
I	0.100	0.254	0.004	0.010
J	5.790	6.200	0.228	0.244
M	0.380	1.270	0.015	0.050
θ	0°	8°	0°	8°

Revision History

REV.	Date	Change Notice
00	11/21/2019	Original Specification

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice.
Customers should verify the datasheets are current and complete before placing order.