LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FRX (631) 271-0405

BRUSHLESS DC MOTOR COMMUTATOR / CONTROLLER April 2018


FEATURES:

- Direct drive of P-Channel and N-Channel FETs (LS7260C)
- Direct drive of PNP and NPN transistors (LS7262C)
- Six outputs for driving power switching bridge directly
- Open or closed loop motor control
- +5V to +28V operation (V_{SS} V_{DD})
- Externally selectable input to output code for 60°, 120°,240°,or 300° electrical sensor spacing
- Three or four phase operation
- Analog speed control
- Direction control
- Output enable control
- Positive static braking
- Over-current sensing
- LS7260C (DIP), LS7260C-S (SOIC), LS7260C-TS (TSSOP)
- LS7262C (DIP), LS7262C-S (SOIC), LS7262C-TS (TSSOP)

DESCRIPTION:

The LS7260C / LS7262C are MOS integrated circuits designed to generate the signals necessary to control a three phase or four phase brushless DC motor. They are basic building blocks of a brushless DC motor controller. The circuit responds to changes at the SENSE inputs originating at the motor position sensors to provide electronic commutation of the motor windings. Pulse width modulation of outputs for motor speed control is accomplished through either the ENABLE input or through the Analog input (VTRIP) in conjunction with the OSCILLATOR input. Over-current circuitry is provided to protect the windings, associated drivers, and power supply. The over-current circuitry causes the external output drivers to switch off immediately upon sensing the over-current condition and on again only when the over-current condition disappears and the positive edge of either the ENABLE input or the saw-tooth OSCILLATOR occurs. This limits the over-current sense cycling to the chopping rate of the ENABLE input or the saw-tooth OSCILLATOR.

A positive braking feature is provided to effect rapid deceleration. While the LS7262C is designed for driving PNP and NPN transistors (See Fig. 2.), the LS7260C is designed to drive both PMOS and NMOS Power FETs and develops a full 12V drive for both the N-Channel and P-Channel devices (See Fig. 1) when using a 12V power supply.



INPUT/OUTPUT DESCRIPTION:

COMMUTATION SELECTS (Pins 1, 20)

These inputs are used to select the proper sequence of outputs based on the electrical separation of the motor position sensors. See Table 3. Note that in all cases the external output drivers are disabled for invalid SENSE input codes. Internal pull down resistors are provided at Pins 1 and 20 causing a logic zero when these pins are left open.

FORWARD/REVERSE (Pin 19)

This input is used to select the proper sequence of outputs for the desired direction of rotation for the motor (See Table 3). An internal pull-up resistor holds the input high when left open.

SENSE INPUTS (Pins 15, 16, 17)

These inputs provide control of the output commutation sequence as shown in Table 3. S1, S2, S3 originate in the position sensors of the motor and must sequence in cycle code order. Hall switch pull-up resistors are provided at pins 15, 16 and 17. The positive supply of the Hall devices should be common to the chip V_{SS} .

BRAKE (Pin 9)

For the LS7262C a high level at this input unconditionally turns off outputs 1,2 and 3 and turns on outputs 4, 5 and 6 (See Fig. 2.and 4). For the LS7260C a high level at this input turns on outputs 1,2 and 3 and turns on outputs 4, 5 and 6 (See Fig.1). In both cases transistors Q101, Q102 and Q103 cut off and transistors Q104, Q105 and Q106 turn on, shorting the windings together. The BRAKE has priority over all other inputs.

BRAKE (Pin 9) (Cont'd)

An internal pull-down resistor holds the input low when left open. (Center- tapped motor configuration requires a power supply disconnect transistor controlled by the BRAKE signal - See Figure 2A).

ENABLE (Pin 10)

A high level at this input permits the output to sequence as in Table 3, while a low disables all external output drivers. An internal pull-up resistor holds the input high when left open. Positive edges at this input will reset the overcurrent flip-flop.

OVERCURRENT SENSE (Pin 12)

This input provides the user a way of protecting the motor winding, drivers and power supply from an overload condition. The user provides a fractional-Ohm resistor between the negative supply and the common emitters of the NPN drivers or common sources of N-Channel FET drivers. This point is connected to one end of a potentiometer (e.g. 100k Ohms), the other end of which is connected to the positive supply. The wiper pickoff is adjusted so that all outputs are disabled for currents greater than the limit. The action of the input is to disable all external output drivers. When BRAKE exists, OVERCURRENT SENSE will be overridden. The overcurrent circuitry latches the overcurrent condition. The latch may be reset by the positive edge of either the sawtooth OSCILLATOR or the ENABLE input. When using the ENABLE input as a chopped input, the OSC input should be held at Vss. When the ENABLE input is held high, the OSCmust be used to reset the overcurrent latch.

VTRIP (Pin 13)

This input is used in conjunction with the sawtooth OSC input. When the voltage level applied to VTRIP is more negative than the waveform at the OSC input, the Outputs will be enabled as shown in Table 3. When VTRIP is more positive than the sawtooth OSCILLATOR waveform the external output drivers are disabled. The sawtooth waveform at the OSC input typically varies from 0.55^{*} Vss to 0.8^{*} Vss. The purpose of the VTRIP input in conjunction with the OSCILLATOR is to provide variable speed adjustment for the motor by means of PWM for Vss greater than 7V. Below Vss = 7V, the IC may only be used as a commutator (See Note).

Note: Below Vss = 7V, the OSC sawtooth amplitude is too small to allow proper operation of the PWM circuitry.

OSCILLATOR (Pin 14)

An R and C connected to this input (see Figure 6) provide the timing components for a sawtooth OSCILLATOR. The signal generated is used in conjunction with VTRIP to provide PWM for variable speed applications and to reset the overcurrent condition.

OUTPUTS 1, 2, 3 (Pins 2, 3, 4)

For the LS7262C, these open drain Outputs are enabled as shown in Table 2 and provide base current to PNP transistors or gate drive to P-Channel FET drivers when COM-MON is floating. If COMMON is held at Vss, these Outputs can provide drive to NPN transistors or N-Channel FET drivers. For the LS7260C, these Outputs provide drive to P-Channel FET drivers if COMMON is held at Vss.

OUTPUTS 4, 5, 6 (Pins 6, 7, 8)

These open drain Outputs are enabled as in Table 2 and provide base current to NPN transistors or gate drive to N-Channel FET drivers.

COMMON (Pin 5)

The COMMON may be connected to Vss when using a center-tapped motor configuration or when using all NPN or N-Channel drivers. For the LS7260C, the COMMON is tied to Vss.

VSS, VDD (Pins 11, 18)

Supply voltage positive and negative terminals.

MAXIMUM RATINGS:

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage	Vss - Vdd	+35	V
Any Input Voltage to Vss	Vin	-30 to +0.5	V
Storage Temperature	Тѕтс	-65 to +150	°C
Operating Temperature	ТА	-40 to +125	°C

DC ELECTRICAL CHARACTERISTICS:

(All Voltages Referenced to VDD, TA = 25°C unless otherwise specified) SYMBOL MIN TYP MAX UNIT Supply Voltage Vss 5 28 V Supply Current (Outputs not loaded) 4.5 6 סס mΑ Input Specifications : BRAKE, ENABLE, CS1, CS2 RIN 150 kΩ S1, S2, S3, FWD/REV Voltage (Logic 1) Vн Vss - 1.5 Vss v (Logic 0) Vi∟ 0 _ Vss - 4.0 V **OVERCURRENT SENSE (See Note)** Threshold Voltage Vтн (Vss/2) - 0.25 (Vss/2) + 0.25 V -

Oscillator:					
Frequency Range	Fosc	0	1/RC	100	kHz
External Resistor Range	Rosc	22	-	1000	kΩ

NOTE: Theoretical switching point of the OVERCURRENT SENSE input is one half of the power supply determined by an internal bias network in manufacturing. Tolerances cause the switching point to vary plus or minus 0.25V. After manufacture, the switching point remains fixed within 10mV over time and temperature. The input switching sensivity is a maximum of 50mV. There is no hysteresis on the OVERCURRENT SENSE input.

TYPICAL CIRCUIT OPERATION:


The oscillator is used for motor speed control as explained under VTRIP. Both upper and lower motor drive transistors are pulse width modulated (see Fig. 1 or 2) during speed control. For the LS7262C the outputs turn on in pairs (See Table 3). For example (see dotted line, Fig. 2): Q8 and Q4 are on, thus enabling a path from the positive supply through the emitter-base junction of Q101, Q8, Q4, R5, the base emitter junction of Q105 and the fractional-Ohm resistor to ground. The current in the above described path is determined by the power supply voltage, the voltage drops across the base-emitter junctions of Q101 and Q105 (1.4V for single transistor or 2.8V for Darlington pairs), the impedance of Q8 and Q4 and the value of R5. Table 1 provides the recommended value for R5. R4 and R6 are the same value.


For the LS7260C, (See Fig. 1) the external drivers also turn on in pairs. Internal operation is somewhat different than the LS7262C. For example, external transistors Q101 and Q105 will turn on when internal transistor Q8 turns off and Q4 turns on enabling full power supply drive on Q101 and Q105. Since Pin 5 is tied to Vss, the gate of Pchannel Driver Q101 is brought to ground by R1 and the Gate of N-Channel driver Q105 is brought to Vss by Q4. Other external output pairs turn on similarly and the commutation sequence is identical to that of LS7262C. (Table 3). Table 2 indicates the minimum value of R1 (= R2 = R3 = R4 = R5 = R6) needed as a function of output drive voltage for Fig. 1.

TABLE 1 OUTPUT CURRENT LIMITING RESISTOR SELECTION TABLE POWER OUTPUT CURRENT SUPPLY			For Power S	BLE 2 upply 5V - 28V				
(VOLTS)	20 15	10 7.5	5 2.5	mA			R1 (k Ohms)	Output Voltage
6 9 12 15 18 21 24 28	*** ** .09 .34 .32 .58 .47 .77 .62 .97 .77 1.2 .97 1.4	.73 1.1 1.1 1.5 1.4 1.9 1.7 2.3 2.0 2.7	.49 1.5 1.2 2.7 1.8 3.9 2.4 5.1 F 3.0 6.3 3.6 7.6 4.2 8.8 5.0 10.4	Resistance (kΩ)			10 4.0 2.0	Vss - 0.5 Vss - 1.0 Vss - 2.0
**exceeds max current possible for this voltage								
TABLE 3. OUTPUT COMMUTATION SEQUENCE FOR THREE PHASE OPERATION								
SEQUENCE	ESELECT	CS1 CS2 0 0	CS1 CS2 0 1	CS1 CS2 1 0	CS1 (CS2 1	FWD/REV = 1	$FWD/\overline{REV} = 0$
ELECTRICAL SENSE INPU	SEPARATION	(- 60°-) S1 S2 S3 0 0 0 1 0 0 1 1 0	(- 120°-) S1 S2 S3 0 0 1 1 0 1 1 0 0	(- 240°-) S1 S2 S3 0 1 0 1 1 0 1 0 0	(- 30 S1 S 0 1	00°-) 52 S3 1 1 1 1 1 0	OUTPUTS * DRIVERS ENABLED A B C O1, O5 + - O O3, O5 Off - - O3, O4 - Off -	ENABLED A B C ff O2, O4 - + Off - O2, O6 Off + -
* For the LS7 For the LS7 Outputs O1, the logical in the correspondence puts of the L	260C, O2, O3 are oversions of onding Out-	1 1 1 0 1 1 0 0 1 0 1 0 1 0 1	1 1 0 0 1 0 0 1 1 0 0 0 1 1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 0 0	0 0 0 0 0 1 1 0 0 1	O2, O4 - + (O2, O6 Off +	Off 01,05 + - Off - 03,05 Off - + - 03,04 - Off + ALL DISABLED ALL DISABLED

The OVERCURRENT input (BRAKE low) enables external output drivers in normal sequence when more negative than Vss/2 and disables all external output drivers when more positive than Vss/2. The OVERCURRENT is sensed continuously, and sets a flip flop which is reset by the rising edge of the ENABLE input or the sawtooth OSCILLATOR. (See description under OVERCURRENT SENSE.)

The VTRIP Input (BRAKE low) enables the outputs in normal sequence when more negative than the OSC input and disables all outputs when more positive than the OSC input. The VTRIP input may be disabled by connecting it to VDD and the OSC input to Vss. (See description under VTRIP)





The logical OR gate made up of the resistor-diode network permits the LS7260C or LS7262C to be enabled when these widths. either the forward or reverse input is high. By applying


can be interfaced with the LS7260C or LS7262C.


the forward input directly to Pin 19, the motor can only operate in the forward direction when the forward input is high and only in the reverse direction when the reverse input is high. Motor direction is determined by relative pulse widths of the forward and reverse inputs while acceleration or deceleration is determined by variations of these widths.

TABLE 4. OUTPUT COMMUTATION SEQUENCE FOR FOUR PHASE OPERATION $\label{eq:cs1} \text{CS1} = \text{CS2} = 0 \hspace{0.5mm} \text{OUTPUTS ENABLED}$

S1	S2,S3	FWD/REV = 1	$FWD/\overline{REV} = 0$
0	0	O1	O4
1	0	O3	O6
1	1	O4	01
0	1	O6	O3

For four phase commutation (See Fig. 4), the COMMUTA-TION SELECT inputs must both be tied low. The S1 input is driven from one motor position sensor while the S2 and S3 inputs are connected together and driven by the second position sensor. The COMMON input must be connected to Vss. The sensors have an electrical separation of 90°. Figure 4A indicates the use of Bipolar Transistors. Figure 4B indicates the use of FETs. In both cases, the LS7262C is used.









FIGURE 5 CLOSED-LOOP SPEED CONTROLLER

A closed loop system can be configured by differentiating one of the motor position sense inputs and integrating only the negative pulses to form a DC voltage that is applied to the inverting input of an op-amp. The non-inverting input voltage is adjusted with a potentiometer until the resultant voltage at VTRIP causes the motor to run at desired speed. The R2-C1 differentiator, the R3-D1 negative pulse transmitter and the R4-C2 integrator form a frequency to voltage converter. An increase in motor speed above the desired speed causes VTRIP to increase which lowers the PWM and the resultant motor speed. A decrease in speed lowers VTRIP and raises the PWM and the resultant motor speed. For proper operation, both R5 and R6 should be greater than R4, and R4 in turn should be greater than both R2 and R3. Also, the R4-C2 time constant should be greater than the R2-C1 time constant. C3 may be added across R6 for additional VTRIP smoothing.

> The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use. This datasheet has updated specifications.





7262C-040418-7