

#### Description

The AP20G04GD uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

 $V_{DS} = 40V I_{D} = 20A$ 

 $R_{DS(ON)} < 32m\Omega @ V_{GS}=10V (Type: 24m\Omega)$ 


 $V_{DS} = -40V I_{D} = -18A$ 

 $R_{DS(ON)}\,{<}48m\Omega\;\textcircled{0}\;V_{GS}\text{= -10V}\quad(Type\colon\;42m\Omega)$ 

#### **Application**

Boost driver

Brushless motor



**Package Marking and Ordering Information** 

rackage Marking and Ordering Information					
Product ID	Pack	Marking	Qty(PCS)		
AP20G04GD	TO-252-4L	AP20G04GD XXX YYYY	2500		

### Absolute Maximum Ratings (T<sub>C</sub>=25°Cunless otherwise noted)

0	Banana stan	Rat			
Symbol	Parameter	N-Ch	P-Ch	Units	
VDS	Drain-Source Voltage	40	-40	V	
Vgs	Gate-Source Voltage	±20	±20	V	
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	20	-18	А	
I <sub>D</sub> @T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	15 -16		А	
Ірм	Pulsed Drain Current <sup>2</sup>	35	-36	Α	
EAS	Single Pulse Avalanche Energy <sup>3</sup>	15 45		mJ	
las	Avalanche Current	10 -10		А	
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>4</sup>	20 25		W	
Тѕтс	Storage Temperature Range	-55 to 150 -55 to 150		°C	
TJ	Operating Junction Temperature Range	-55 to 150 -55 to 150		°C	
R <sub>θ</sub> JA	Thermal Resistance Junction-Ambient <sup>1</sup>	62		°C/W	
Rejc	Thermal Resistance Junction-Case <sup>1</sup>	5		°C/W	





## Electrical Characteristics (T<sub>C</sub>=25°Cunless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	40	44		V	
△BVDSS/△TJ	BVDSS Temperature Coefficient	Reference to 25℃ , I <sub>D</sub> =1mA		0.032		V/℃	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =4A		24	32	mΩ	
1123(311)	Cidilo Brain Codroc On Nociotanico	V <sub>GS</sub> =4.5V , I <sub>D</sub> =3A		38	48	11152	
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.0	1.5	2.5	V	
$\triangle V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	vee vee, is zeed, t		-4.5		mV/℃	
IDSS	Drain-Source Leakage Current	V <sub>DS</sub> =32V , V <sub>GS</sub> =0V , T <sub>J</sub> =25℃			1	uA	
1033	Dialii-Source Leakage Current	V <sub>DS</sub> =32V , V <sub>GS</sub> =0V , T <sub>J</sub> =55℃			5		
IGSS	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA	
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =4A		8		S	
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		2.4	4.8	Ω	
Qg	Total Gate Charge (4.5V)			5			
Qgs	Gate-Source Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =3A		1.54		nC	
Qgd	Gate-Drain Charge			1.84			
Td(on)	Turn-On Delay Time			7.8			
Tr	Rise Time	V <sub>DD</sub> =15V , V <sub>GS</sub> =10V , R <sub>G</sub> =3.3□		2.1			
Td(off)	Turn-Off Delay Time	I <sub>D</sub> =1A		29		ns	
Tf	Fall Time			2.1			
Ciss	Input Capacitance			452			
Coss	Output Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz		51		pF	
Crss	Reverse Transfer Capacitance			38			
IS	Continuous Source Current <sup>1,4</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			4.5	Α	
ISM	Pulsed Source Current <sup>2,4</sup>				14	Α	
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25℃			1.2	V	

#### Note:

- 1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- $2_{\times}$  The data tested by pulsed , pulse width  $\leqq$  300us , duty cycle  $\leqq$  2%
- 3. The EAS data shows Max. rating . The test condition is  $V_{DD}$ =25V, $V_{GS}$ =10V,L=0.1mH,I<sub>AS</sub>=10A
- 4. The power dissipation is limited by 150℃ junction temperature
- 5 . The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



# AP20G04GD

# **40V N+P-Channel Enhancement Mode MOSFET**

## Electrical Characteristics (T<sub>c</sub>=25 ℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =-250uA	-40			V
△BVDSS/△TJ	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25℃ , I <sub>D</sub> =-1mA		-0.02		V/°C
DDC(ON)	Chatia Dunin Course On Desistance?	V <sub>GS</sub> =-10V , I <sub>D</sub> =-5A		42 48		
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}$ =-4.5 $V$ , $I_{D}$ =-3 $A$		48	60	mΩ
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.0	-1.6	-2.5	٧
$\triangle V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	VGS-VDS , ID250UA		3.72		mV/℃
IDCC	Dunin Course Leakens Current	V <sub>DS</sub> =-32V , V <sub>GS</sub> =0V , T <sub>J</sub> =25℃			1	
IDSS	Drain-Source Leakage Current	V <sub>DS</sub> =-32V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			5 uA	
IGSS	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
Qg	Total Gate Charge (-4.5V)			15.8		
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =-20V , V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-6A		3.5		nC
Q <sub>gd</sub>	Gate-Drain Charge			3.2		
Td(on)	Turn-On Delay Time			5.2		
Tr	Rise Time	$V_{DD}$ =-15V , $V_{GS}$ =-10V , $R_{G}$ =3.3 $\Omega$ ,		7		
Td(off)	Turn-Off Delay Time	I <sub>D</sub> =-1A		23		ns
Tf	Fall Time			8		
Ciss	Input Capacitance			1000		
Coss	Output Capacitance	V <sub>DS</sub> =-15V , V <sub>GS</sub> =0V , f=1MHz		160		pF
Crss	Reverse Transfer Capacitance			100		
Is	Continuous Source Current <sup>1,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			-5.7	Α
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =-1A , T <sub>J</sub> =25℃			-1.2	V

#### Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- $2_{\times}$  The data tested by pulsed , pulse width  $\leqq 300 us$  , duty cycle  $\leqq 2\%$
- 3 The EAS data shows Max. rating . The test condition is VDD=-25V,VGS=-10V,L=0.1mH,IAS=-15A
- 4. The power dissipation is limited by 150°C junction temperature
- 5 、 The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.





## **N-Typical Characteristics**




Figure1: Output Characteristics







Figure 3:On-resistance vs. Drain Current




**Figure 5: Gate Charge Characteristics** 



**Figure 2: Typical Transfer Characteristics** 



**Figure 4: Body Diode Characteristics** 



**Figure 6: Capacitance Characteristics** 






Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 8: Normalized on Resistance vs Junction Temperature




Figure 10: Maximum Continuous Drain Current




Figure.11: Maximum Effective
Transient Thermal Impedance, Junction-to-Case





#### **P-Typical Characteristics** 30 V<sub>DS</sub>=-5V 25 25 -Ip- Drain Current (A) **-4**V -I<sub>D</sub>- Drain Current (A) 20 20 15 15 $V_{GS}$ =-3.5V10 10 5 5 0 0 0.5 1.5 2 2.5 3 3.5 2 3 0 1 -Vgs Gate-Source Voltage (V) -Vds Drain-Source Voltage (V) Figure 2 Transfer Characteristics Figure 1 Output Characteristics 1.7 Rdson On-Resistance Normalized 65 V<sub>GS</sub>=-10V 60 V<sub>GS</sub>=-10V Normalized On-Resistance 1.5 I<sub>D</sub>=-5A 55 1.3 50 45 1.1 40 0.9 35 0.7 30 -50 -25 25 50 75 100 125 150 5 10 0 15 20 T<sub>J</sub>-Junction Temperature(°C) -ID- Drain Current (A) Figure 4 Rdson-Junction Temperature Figure 3 Rdson-Drain Current Vgs Gate-Source Voltage (V) V<sub>DS</sub>=-20V Reverse Drain Current (A) 10 8 $I_D = -5A$ 1 6 0.1 125℃ 25℃ 0.01 0.001 \_\_ \_\_\_\_ 0.0001 0 4 8 12 16 0.2 0.4 0.6 0.8 0.0 1.0 Qg Gate Charge (nC) Vsd Source-Drain Voltage (V) Figure 5 Gate Charge Figure 6 Source- Drain Diode Forward








Figure 9 BV<sub>DSS</sub> vs Junction Temperature Figure 10 V<sub>GS(th)</sub> vs Junction Temperature






Figure 11 Normalized Maximum Transient Thermal Impedance



# Package Mechanical Data:TO-252-4L






SYMBOLS	Millimeters			
	MIN	NOM	MAX	
D	6.30	6.55	6.80	
D1	4.80	5.35	5.90	
С	9.30	9.75	10.20	
E	5.30	5.80	6.30	
E3	4.50	5.15	5.80	
L	0.90	1.35	1.80	
Ll	2.00	2.53	3.05	
L2	0.50	0.85	1.20	
b	0.30	0.50	0.70	
bl	0.40	0.60	0.80	
A	2.10	2.30	2.50	
A2	0.40	0.53	0.65	
A1	0.00	0.10	0.20	
e	1.20	1.30	1.40	

- 1.All Dimensions Are in Millimeters
- 2.Dimension Does Not Include Mold Protrusions.

# Reel Spectification-TO-252-4



	Dimensions					
Ref.	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
W	15.90	16.00	16.10	0.626	0.630	0.634
Е	1.65	1.75	1.85	0.065	0.069	0.073
F	7.40	7.50	7.60	0.291	0.295	0.299
D0	1.40	1.50	1.60	0.055	0.059	0.063
D1	1.40	1.50	1.60	0.055	0.059	0.063
P0	3.90	4.00	4.10	0.154	0.157	0.161
P1	7.90	8.00	8.10	0.311	0.315	0.319
P2	1.90	2.00	2.10	0.075	0.079	0.083
A0	6.85	6.90	7.00	0.270	0.271	0.276
В0	10.45	10.50	10.60	0.411	0.413	0.417
K0	2.68	2.78	2.88	0.105	0.109	0.113
T	0.24		0.27	0.009		0.011
t1	0.10			0.004		
10P0	39.80	40.00	40.20	1.567	1.575	1.583







#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





# AP20G04GD

# **40V N+P-Channel Enhancement Mode MOSFET**

Edition	Date	Change
RVE1.0	2018/1/31	Initial release

Copyright Attribution"APM-Microelectronice"